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Chapter 1 Introduction 
Most desktop operating systems exercise a large degree of control over the programs and resources 
being used by the computer. The relationship of the operating system and the application software in a 
typical embedded system is much simpler in some ways and much more complex in others. There are 
specific requirements that grow out of the dedicated environment that simply are not present in the 
multipurpose world of the desktop or larger computers. Most of the operating systems that are 
specifically targeted at the embedded world are characterised as Real-Time Operating Systems 
(RTOS). A real-time system can be described as a system that is deterministic and executes its tasks in 
a predictable way. Desktop operating systems are not suitable for embedded applications mainly 
because of the huge requirement on memory (RAM and ROM). 
An embedded application is not bound to a specific RTOS and can use any available RTOS or can 
even be implemented without using a RTOS. Many commercial and open source RTOS's are 
available today. Every embedded system will differ in the type of micro processor/microcontroller, 
size and type of memory (RAM and ROM) as well as external peripherals. Normally the RTOS has to 
be ported to a specific processor and memory arrangement before it can be used. 
1.1 Goal 
The goal of this thesis is to port an existing RTOS to an embedded micro controller in order to evaluate 
its quality and effectiveness as a RTOS for embedded applications. 
!lC/OS-II, is a Real-Time Kernel developed by Jean Labrosse [1], which was chosen because of its 
small footprint, scalability and portable design. Because of these features, it can almost be used for 
every embedded application. Jean also made the source available for educational purposes. We 
decided to port the !lC/OS-II Real Time Kernel to one of the ARM7 variants of micro controllers. 
Microcontrollers that are based on the ARM71DMI core are very powerful 32 bit microcontrollers 
and are available at a highly competitive price ($5 - $6). The Atmel AT9l ARM Thumb 
Microcontroller (AT91 ARM7TDMI), which utilises the ARM71DMI Core, was chosen. We used the 
AT91EB55 evaluation board which has an AT91M55800A ARM71DMI microcontroller, 2MB flash 
and 256KB SRAM. 
1.2 Thesis Structure 
Chapter 2 provides an overview of some of the concepts of Real-time Systems in general. These 
concepts serve as background to the rest of the thesis. 
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Chapter 3 describes the j.lC/OS-II Kernel structure in order to understand the inner workings ofthc 
kernel and its services. A good understanding of how the kernel interfaces to processor is required to 
port j.lC/OS-II. In order to do a proper evaluation of the kernel services provided by j.lC/OS-II, we 
discuss in detail how these are implemented in j.lC/OS-II. 
Chapter 4 provides an overview of the ARM7 programmer's model. Specifications from Advanced 
RlSC Machines (ARM) and Atmel describing the ARM7TDMI Core are summarised. The 
information from this chapter is very important when porting j.lC/OS-II to the Atmel A T91 ARM7 
microcontroller. 
Most of j.lC/OS-II's code is written in C and is portable between different processors. However, some 
of the code is processor-specific and needs to be ported to the specific processor. Chapter 5 discusses 
in detail how the processor-specific part of IlCiOS-II Real Time Kernel is ported to the Atmel AT91 
ARM7 microcontroller. 
Dedicated Systems Experts started a project which they called the "The real-time operating system 
evaluation project". In this project they evaluate an RTOS to a generic set of requirements that are 
described in "Evaluation Report Definition" [15] and in "What makes a good RTS" [14]. An 
evaluation of j.lC/OS-II against this set of metrics is provided in Chapter 6. 
Chapter 7 provides an overview of the research done during the dissertation. A final conclusion is 
made on the suitability of j.lC/OS-II as a RTOS for embedded applications. 
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Chapter 2 Real-time Operating Systems 
2.1 Overview 
This chapter provides a broad overview of what a real-time system, as described by Dedicated 
Systems Experts [14], consists. It also describes the characteristics of a real-time operating system as 
summarised by D. Stepner et al [16]. Finally we take a closer look at real-time operating systems for 
smaller embedded applications as described by Jean Labrosse [1]. The figures used in this chapter are 
taken from the book, "MicroCIOS-II The Real-Time Kernel" by Jean Labrosse [1]. 
2.2 Real-time operating systems in general 
2.2.1 What is a real-time system? 
On the question of "What is a real-time system", Dedicated Systems Experts [14] quoted the 
following definitions: 
1. "Real-time computing is computing where system correctness depends not only on the 
correctness of the logical result of the computation but also on the result delivery time." 
2. DIN44300: "The real-time operating mode is the operating mode of a computer system in 
which the programs for the processing of data arriving from the outside are always ready, so 
that their results will be available within predetermined periods of time. The arrival times of 
the data may be randomly distributed or may already be determined depending on the 
different applications." 
3. Koymans, Kuiper, Zijlstra 1988: "A Real-Time System is an interactive system that 
maintains an ongoing relationship with an asynchronous environment, i.e. an environment that 
progresses irrespective of the real-time system, in an uncooperative manner." 
4. Real-time (software) (IEEE 610.12 - 1990): "Pertaining a system or mode of operation in 
which computation is performed during the actual time that an external process occurs, in 
order that the computation results may be used to control, monitor, or respond in a timely 
manner to the external process." 
5. Dedicated System Experts: "A real-time system responds in a (timely) predictable way to 
unpredictable external stimuli arrivals." 
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2.2.2 Hard and Soft Real-time 
To build a predictable system, all its components (hardware & software) should enable this 
requirement to be fulfilled. In a real-time (RT) system, each individual deadline should be met. There 
are various types of real-time systems: 
• Hard real-time: an activity must be completed always by a specified deadline (which may be a 
particular time or time interval, or at the arrival of some event), usually in tens of 
microseconds to few milliseconds. Some examples include the processing of a video stream, 
the firing of spark plugs in an automobile engine, or the processing of echoes in a Doppler 
radar, missing one of these deadlines will have a catastrophic result for the system. 
• Soft real-time: it is not hard real-time, but some sort of timeliness is implied. That is, missing 
the deadline will not compromise the system's integrity, but will have a harmful effect. 
Examples of this type of system are point of sale (POS) systems in retail stores, ATMs and 
other credit card machines, and PDAs. When a POS system can not read the bar code because 
the item was scanned too quickly, the system simply indicates an error, and the item will be 
scanned again for identification. Deadlines may be missed and can be recovered from and the 
resulted reduction in system quality is acceptable. 
• Non real-time - no deadlines have to be met. 
Further confusing the notion of "hard" and "soft" real-time is increased processor speeds. When the 
processor speed increases, interrupts are processed more quickly. More importantly, the interrupt 
window in which interrupts are disabled keeps shrinking and this will improve the timeliness of 
response. This means that a soft real-time performance may improve just as a function of processor 
speed. But countering this trend is the increasing complexity of the applications, requiring more 
processing to be done at interrupts, and the blurring of the hardware-software interface. 
2.2.3 RTOS Characteristics 
All embedded operating systems (hard or soft real-time) have four characteristics in common that 
differentiate them from desktop or mainframe OS's. 
Bounded Interrupt Servicing 
There is a maximum allowable time that the system can be diverted to process an interrupt. The 
interrupt service routine must do the absolute minimum processing and terminate. Similarly, an RTOS 
must minimize the window during which interrupts are disabled. 
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Priority Based Scheduling 
In a real-time system, all tasks are assigned a level of priority. This priority may be based on any 
number of criteria (including run time). This implies that tasks do not execute just because they are 
"ready," but rather because they are the highest priority task that is ready. 
Pre-Emptive Tasks 
All tasks and routines must be constructed in such a way that they can be pre-empted by some higher 
priority task or routine becoming ready. 
Scalability 
The OS services provided is not monolithic. Rather, they are provided as a set of modules or libraries. 
The services needed for an application are included in the build by simply setting flags at the time of 
the application build; or, in the case oflibraries, by having the linker pull in the services used by the 
application; or by using conditional compilation to scale the OS. 
Besides these four characteristics, there are other differences between real-time and desktop OS's that 
have more to do with the needs of the end application, the needs of the embedded developer, and the 
restrictions placed on the application by the resources available. The most obvious is the RAM 
requirement. Considering the volumes and tight end user pricing of most embedded systems, RAM is 
a very precious commodity. The OS must use this memory efficiently while preventing fragmentation, 
recovering RAM when tasks are terminated, requiring the minimum amount of RAM when tasks are 
created, and providing for efficient stack and heap structures. 
Probably just as important are the scheduling algorithms, since these are at the heart of system 
performance. There are wide varieties of algorithms that have been developed and, depending on the 
end application, the developer would want to choose the one satisfying the response requirements 
while being the stingiest on resources. Some of the algorithms developed are listed in Table 2-1 
below: 
!Scheduling 
· Algorithm 
Heuristic 
Cyclic 
Description . 
At any time. the task with the earliest deadline will be executed. This-----1 
algorithm is efficient, but it may not find a feasible schedule even if one 
exists. I 
• A cyclic executive is typically based on one or several major cyci~ 
describe the order in which minor cycles are executed. One segment of the 
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I Deadline Monotonic 
• Scheduling 
Priority Inheritance 
Protocol 
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program is executed per minor cycle, and typically all minor cycles are the 
same length. The major cycle is executed repeatedly. If a segment is shorter 
• than the minor cycle, the processor will idle. 
Each task is assigned a fixed amount of processor time, and when that time is 
up, the next task executes. 
The user assigns a priority at the time of thread creation. The next thread to 
execute is based on the priority of the "ready" thread. In a large system, it 
can be difficult for the user to decide the priorities of each thread. 
riorities in descending order The tasks of the program are assigned p 
according to the length of the period. Th e task with the shortest period has 
the highest priority, and the task with th e longest period has the lowest 
provide support for sporadic events. 
as polling, priority exchange 
priority. In its simplest form, it does not 
Modifications have been proposed, such 
hm. algorithm, and deferrable server algorit 
This is close to the Rate Monotonic but accommodates sporadic tasks. 
Neither of the rate monotonic schedulin g algorithms assures protection from 
heritance protocol ensures that 
locking time for a task is bounded. 
priority inversion block. The priority in 
priority inversion is controlled and the b 
Table 2-1: Schedulmg algorithms 
Not as obvious, but just as important, are mechanisms that have been created to synchronize and 
communicate between tasks. While also found in non-RTOSs, these mechanisms take on a critical role 
in embedded systems due to the requirements on response and the scarcity of resources. The well 
known synchronization mechanisms are semaphores, mutexes, and condition variables, with message 
queues and mailboxes being among the more common task communication devices. But just having 
these mechanisms is not sufficient. These mechanisms must be designed in such a way as to take a 
bounded amount of time for worst case situations. For example, if a set of tasks have to wait for a 
semaphore in a wait queue, the wait queue should not be singly linked, since removing a task from the 
list will require traversing the entire list of waiting tasks. Some more efficient algorithm, with bounded 
worst case performance, must be used. Also the intimacy of the RTOS with the hardware imposes 
unique requirements. Embedded developers need flexibility and ease of use in managing 10 devices 
along with minimal overhead from the Operating System. For example, a serial device driver may 
need to provide a synchronous or asynchronous driver interface and process ASCII or binary 
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characters in buffered or non-buffered mode. Also the RTOS must provide timer services that allow a 
thread to wait for a message or semaphore for a fIxed timeout value or the ability to sleep for a 
specifIed time. They should also allow for multiple timers to be set by the user threads to make state 
transitions or notify the application of any system failure. 
2.2.4 Popular Commercial RTOSs 
A review of the popular RTOSs is beyond the scope of this dissertation, but there have been several 
compendiums provided to do just that. For example, the RTOS Buyer's Guide [16] characterizes more 
than 70 products to assist in choosing an RTOS that best suits your needs. They have been classified 
into three large groups: 
Non-commercial RTOSs: 
Real-time extensions to Nf: 
Commercial RTOSs: 
They are mainly targeted towards small embedded systems. They are 
most likely free, but the support may be poor or non-existent and the 
list of supported devices may be short. 
These have a different philosophy, with two OSs running on the same 
platform. 
These are divided into two: small embedded applications and large 
complex real-time applications. 
/lCIOS-II is a commercial RTOS which can be applied to small or large embedded systems. It is been 
classified as one of the smaller RTOS's, because it does not provide a network stack (TCP/IP) or any 
memory protection models. /lCIOS-I1 can be extended by adding an embedded ftle system (/lC/FS), a 
graphical user interface (/lC/GUI) or any other third party developed protocol stacks. /lCIOS-II can 
also be compared to systems which are implemented without using an RTOS. These systems are 
normally referred to as ForegroundlBackground Systems. 
2.3 Real-time operating systems for smaller embedded systems 
2.3.1 ForegroundlBackground Systems 
Products that do not use a RTOS make use of the foregroundlbackground structure for their program 
execution. This is normally used in small systems of low complexity. The design is shown in Figure 
2-1 and a code example is shown in Figure 2-2. An application consists of an infInite loop that calls 
modules (i.e. functions) to perform the desired operations (background). Interrupt service routines 
(lSRs) handle asynchronous events (foreground). Foreground is also called interrupt level; 
background is called task level. ISRs are normally caused by timer and 110 interrupts. 
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Foreground 
(Asynchronous [vents) 
Time 
More i.tant event 
Prol1am exeallioo 
Figure 2-1: Foregroundlbackground systems 
void main (void) /* Background */ 
{ 
Initialization; 
FOREVER 
{ 
Read analog inputs; 
Read discrete inputs; 
Perform monitoring functions; 
Perform control functions; 
Update analog outputs; 
Update discrete outputs; 
Scan keyboard; 
Handle user interface; 
Update display; 
Handle communication requests; 
Other ... 
ISR (void) /* Foreground */ 
{ 
Handle asynchronous event; 
Figure 2-2: Foregroundlbackground example 
Advantages of ForegroundlBackground Systems 
Memory requirements only depends on the application and is therefore suitable for low cost 
Embedded Applications, where the cost of memory parts (ROM and RAM) are very significant. These 
small applications can easily be implemented by using a single stack area for sub-routine nesting, 
local variables and ISR nesting. Interrupt latency can be kept to a minimum, because there is no other 
overhead as required in the case of a RTOS. As no royalties require to be paid with a 
foregroundlbackground implementation this contributes to a lower cost product. Most high-volume 
microcontroller-based applications (e.g. microwave ovens, telephones, toys, and so on) are designed 
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as foregroundlbackground systems. In small microcontroller-based applications like these, it might be 
better (from a power consumption point of view) to halt and perform all the processing in ISRs. In this 
case the processor is normally in sleep mode (low power consumption) and is only wakened when an 
interrupt occurs. The processor is put back into sleep mode when the ISR is completed. 
Disadvantages of ForegroundlBackground Systems 
Critical operations must be performed by the ISR's to ensure that they are dealt with in a timely 
fashion. Because of this, ISRs have a tendency to take longer that they should. Also, information for a 
background module that an ISR makes available is not processed until the background routine gets its 
tum to execute, which is called task-level response. The worst case task-level response time depends 
on how long the background loop takes to execute. Because the execution time of typical code is not 
constant (affected by if, for, while, etc.), the time for successive passes through a portion of the loop is 
nondeterministic. Furthermore, if a code change is made, the timing of the loop is affected. All the 
tasks in the loop have the same priority. Services like time delays and timeouts, message passing and 
resource management have to be implemented within the application. Maintenance on a system like 
this is very difficult and adding additional features can make the code even more difficult to maintain. 
2.3.2 Kernels 
A real-time kernel is software that manages the time of a microprocessor or microcontroller. It is the 
part of a multitasking system responsible for management of tasks and communications between 
tasks. An application is broken down into multiple tasks each handling one aspect of the application as 
illustrated in Figure 2-3. The fundamental service provided by the kernel is scheduling and switching 
the central processing unit (CPU) between these tasks. It ensures that the most important task runs 
first. The use of a real-time kernel generally simplifies the design of systems by allowing the 
application to be divided into multiple tasks that the kernel manages. U
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Foreground/Background Real-Time Kernel 
Event -
Task 
Event 
Event 
Break Apart 
Event --.. 
Event--"O 
Low Priority 
Figure 2-3: Splitting application into tasks 
A kernel also provides valuable services like time delays, semaphore management, inter-task 
communication and synchronization. These services require execution time and will therefore add 
overhead to a system. The amount of overhead depends on how often these services are invoked. 
Because a kernel is software that gets added to your application, it requires ROM (code space) and 
additional RAM (data space) for the kernel data structures, and each task require its own stack space, 
which eats up RAM quickly. Single-chip microcontrollers are generally not able to run a real-time 
kernel because they have very little RAM. A kernel allows better use of CPU by providing 
indispensable services, such as semaphore management, mailboxes, queues, and time delays. 
The scheduler is the part of the kernel responsible for determining which task runs next. Most real-
time kernels are priority based. Each task is assigned a priority based on its importance. The priority 
for each task is application specific . In a priority-based kernel, control of the CPU is always given to 
the highest priority task ready to run . When the highest priority task gets the CPU, however, is 
determined by the type of kernel used. Two types of priority-based kernels exist: non-preemptive and 
preemptive. 
Non-Preemptive Kernels 
Non-preemptive kernels require that each task does something to explicitly give up control of the 
CPU. To maintain the illusion of concurrency, this process must be done frequently. Non-preemptive 
scheduling is also called cooperative multitasking; tasks cooperate with each other to share the CPU. 
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Asynchronous events are still handled by ISRs. An ISR can make a higher priority task ready to run, 
but the ISR always return to the interrupted task. The new higher priority task gains control of the 
CPU only when the current task gives up the CPU. 
One of the advantages of a non-preemptive kernel is that interrupt latency is typically low. At the task 
level, non-preemptive kernels can also use non-reentrant functions. Non-reentrant functions can be 
used by each task without fear of corruption by another task. This is because each task can run to 
completion before it relinquishes the CPU. However, non-reentrant functions should not be allowed to 
give up control of the CPU. 
Task-level response using a non-preemptive kernel can be much lower than with 
foregroundfbackground systems because task-level response is now given by the time of the longest 
task. 
Another advantage of non-preemptive kernels is the lesser need to guard shared data through the use 
of semaphores. Each task owns the CPU and you don't have to fear that a task will be pre-empted. 
This rule is not absolute, and, in some instances, semaphores should still be used. Shared VO devices 
can still require the use of mutual exclusion semaphores; for example a task might still need exclusive 
access to a printer. 
The execution profile of a non-preemptive kernel is shown in Figure 2-4. 
Low Priority Task 
a-. 
ISR cab the l<cmel: 
lrime 
M~Jtes HPT ready 
High Priority Task 
(HPT) 
Figure 2-4: Non-Preemptive Kernel 
The most important drawback of a non-preemptive kernel is responsiveness. A higher priority task 
that has been made ready to run might have to wait a long time to run because the current task must 
give up the CPU when it is ready to do so. As with background execution in foregroundlbackground 
systems, task-level response time in a non-preemptive kernel is nondeterministic. It is not know when 
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the highest priority task will get control of the cpu. It is up to the application to relinquish control of 
the CPU. 
To summarise, a non-preemptive kernel allows each task to run until it voluntarily gives up control of 
the CPU. An interrupt preempts a task. Upon completion of the ISR, the ISR returns to the interrupted 
task. Task-level response is much better than with foregroundlbackground system, but is still 
nondeterministic. Very few commercial kernels are non-preemptive. 
Preemptive Kernels 
A preemptive kernel is used when system responsiveness is important; therefore most commercial 
kernels are preemptive. The highest priority task ready to run is always given control of the CPU. 
When a task makes a higher priority task ready to run, the current task is pre-empted (suspended), and 
the higher priority task is immediately given control of the CPU. If an ISR makes a higher priority 
task ready, when the ISR completes, the interrupted task is suspended and the new higher priority task 
is resumed. 
The execution profile of a pre-empted kernel is shown in Figure 2-5. 
j 
Time 
Low Priority Task 
LPT 
-Cf-
ISR calls the Kernel: 
Makes a HPT 
High Priority Task 
(HPT) 
Figure 2-5: Preemptive Kernel 
With a preemptive kernel, execution of the highest priority task is deterministic; you can determine 
when it will get control of the CPU. Task-level response time is thus minimised by using a preemptive 
kernel. 
Application code using a preemptive kernel should not use non-reentrant functions unless exclusive 
access to these functions is ensured through the use of mutual exclusion semaphores, because both a 
low and a high priority task can use a common function. Corruption of data can occur if the highest 
priority task preempts a lower priority task that is using the function. 
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To summarise, a preemptive kernel always executes the highest priority task that is ready to run. An 
interrupt preempts a task. Upon completion of an ISR, the kernel resumes execution of the highest 
priority task ready to run. Task-level response is optimum and deterministic. The jlC/OS-II Kernel is 
preemptive. 
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Chapter 3 ,..,C/OS-II Kernel Services 
3.1 Overview 
This chapter provides a description of the kernel services as implemented in JlC/OS-II [1]. Each 
service is discussed in detail to provide the necessary infonnation needed to evaluate it in Chapter 6. 
We also provide background infonnation required to port the kernel to the AT91 ARM7TDMI 
microcontroller as discussed in Chapter 5. 
3.2 Tasks 
A task, also called a thread, is a simple program that thinks it has the CPU all to itself. The design 
process for a real-time application involves splitting the work to be done into tasks responsible for a 
portion of the problem. JlC/OS-II requires that each task is assigned its own priority, its own set of 
CPU registers, and its own stack area. Each task in JlC/OS-II is an infinite loop that can be in any of 
five states: donnant, ready, running, waiting, or ISR (interrupted). A graphical representation of these 
states is shown in Figure 3-1. The donnant state corresponds to a task that resides in memory but has 
not been made available to the multitasking kernel. A task is ready when it can execute but its priority 
is less than the currently running task. A task is running when it has control of the cpu. A task is 
waiting when it requires the occurrence of an event. Finally a task is in the ISR state when an interrupt 
has occurred and the CPU is in the process of servicing the interrupt. 
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Figure 3-1: Task States 
When a /-tCIOS-II decides to run a different task, it saves the current task's context (CPU registers) in 
the current task's context storage area its stack. After this operation is performed, the new task's 
context is restored from its storage area and then the CPU resumes execution of the new task's code. 
This process is called context switch or a task switch. Context switching adds overhead to the 
application. The more registers a CPU has, the higher the overhead. The time required to perform a 
context switch is determined by how many registers have to be saved and restored by the CPU. 
3.2.1 Task Control Blocks 
A task is created by calling the OSTaskCreate () service provided by the /-tCIOS-II. When a task 
is created, it is assigned a task control block (TCB). The TCB is a data structure that is used by 
/-tCIOS-II to maintain the state of a task when it is pre-empted. When the task regains control of the 
CPU, the task control block allows the task to resume execution exactly where it left off. A TCB 
contains the task's priority, its state, a pointer to its Top_oCstack (TOS) and other task related data. 
All TCB's are placed in a Task Control Block Table. When /-tCIOS-II is initialised, all TCB's in the 
table are linked in a singly linked list offree TCB's. /-tCIOS-II can handle up to 64 tasks. 
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3.2.2 Ready List 
Each task is assigned a unique priority level between 0 and 64. Each task that is ready to run is placed 
in a ready list. The scheduler uses the ready list to determine which priority (and thus which task) 
needs to run next. 
3.2.3 Task Scheduling 
IlCIOS-II always executes the highest priority task ready to run. The determination of which task has 
the highest priority, thus which task will be next to run, is determined by the scheduler. Scheduling 
will takes place 
• when a task decides to wait for time to expire, 
• when a task sends a message or a signal to another task, 
• when an Interrupt Service Routine (ISR) send a message or a signal to a task and 
• at the end of all nested ISR's. 
Task-level scheduling is performed by OS Sched () . Interrupt Service Routine (ISR)-level 
scheduling is handled by another function [OSIntExi t () lIlCIOS-II task-scheduling time is 
constant irrespective of the number of tasks created in an application. Context switch will takes place 
if a more important task has been made ready-to-run or it will return to the caller or the interrupted 
task otherwise. 
A context switch consists of saving the processor registers on the stack being suspended and restoring 
the registers of the higher priority task from its stack. In IlCIOS-II, the stack frame for a ready task 
always looks as if an interrupt has just occurred and all processor registers were saved onto it. In other 
words, all that IlCIOS-II has to do to run a ready task is restore all processor registers from the task's 
stack and execute a return from interrupt. To switch context, you implement os _TASK SW () so that 
you simulate an interrupt. 
All of the code in OS Sched () is considered a critical section and is therefore executed with 
interrupts disabled. Interrupts are disabled to prevent ISR's from setting the ready list during the 
process of finding the highest priority task to run. 
3.3 Interrupts under ltC/OS-II 
Interrupts are always more important than tasks and therefore interrupts are always recognised with 
IlCIOS-II. The only exceptions are when interrupts are disabled by the kernel or the application level 
code. 
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An ISR tells the kernel that an ISR is being processed by calling the OSIntEnter () kernel function 
which will increment the ISR nesting counter. While servicing the interrupt, another task can be 
signalled by a post message for instance. An ISR also tens the kernel when processing an ISR is done 
by call the os In tExi t () kernel function, which decrements the ISR nesting counter. When the 
nesting counter reaches 0, all the nested interrupts are complete, and IlC/OS-II needs to determine 
whether a higher priority task has been awakened by the ISR (or another nested ISR). If a higher 
priority task is ready to run, IlC/OS-II returns to the higher priority task rather than to the interrupted 
task. If the interrupted task is still the most important task to run, OSIntExi t () returns to the ISR. 
At that point the saved registers are restored and a return from interrupt instruction is executed. The 
pseudocode for an ISR is shown in Figure 3-2 and is further illustrated in Figure 3-3. ISR's are 
normally written in assembly language because it is not possible to access CPU register directly from 
C. ISR's are processor dependent and form part of the processor specific code. 
ISR: 
(4) Save all CPU registers; 
(5) CaIIOSIntEnter(); 
If first rrupt level - save current SP in current TCB 
Clear interrupting 
Re-enable interrupts (optional); 
(6) Execute user code to service interrupt; 
(7) CallOS IntExi t () ; 
(8) Restore all CPU registers; 
(9) Execute a return from interrupt instruction; 
Figure 3-2: ISR Pseudo code 
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Figure 3-3: Servicing an interrupt 
OSIntExitO takes care of switching context on ISR-Ievel by calling OSIntCtxSw (). 
OSIntCtxSw () is different to os _ TASK_ SW () in that the ISR has already saved the CPU registers 
onto the interrupted task and thus should not be saved again. 
3.4 Clock Tick 
).tc/OS-II requires a periodic time source to keep track of time delays and timeouts. A clock timeout 
should occur between lO and 100 times per second. The faster the tick rate, the more overhead 
).tCIOS-II imposes on the system. The actual frequency of the clock tick depends on the desired tick 
resolution of the application. A dedicated hardware timer is normally used to generate the required 
tick. 
The ).tCIOS-II clock tick is serviced by calling OST imeT i c k () from the tick ISR. This way the 
kernel keeps track of all the task timers and timeouts. The tick ISR follows the normal ISR rules as 
described in the previous section. The pseudocode for the tick ISR is shown in Figure 3-4. The tick 
ISR is always needed by ).tCIOS-II and like all ).tCIOS-II ISR's, is written in assembly language. 
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If first interrupt level save current SP in current TCB 
(6) Call OSTickISR (); 
Clear interrupting device; 
Re-enable interrupts (optional); 
(7) CaIIOSIntExit{); 
(8) Restore all CPU registers; 
(9) Execute a return from interrupt truction; 
Figure 3-4: Tick ISR Pseudo code 
3.5 Time Management 
).tC/OS-II provides a service that allows a task to delay itself for a specified number of clock ticks. 
Calling this service causes a context switch and forces ).tC/OS-II to execute the next highest priority 
task that is ready to run. The task that is calling this service is made ready to run as soon as the time 
expires or if another task cancels the delay. 
3.6 Semaphore Management 
Semaphores are used to control access to a shared resource, signal the occurrence of an event and 
allow two tasks to synchronise their activities. A semaphore is a key that is acquired in order to 
continue executing. If the semaphore is already in use, the requesting task is suspended until the 
semaphore is released by its current owner. Two types of semaphores are provided as service by 
).tC/OS-II: binary semaphores and counting semaphores. ).tC/OS-II supplies Create, Wait and Signal 
operations on its semaphores. 
A task acquires the semaphore by performing a Wait [OSSemPend ()] operation. Ifthe semaphore is 
available, the semaphore value is decremented and the task continues execution. If the semaphore is 
not available, the task is blocked and is placed in a waiting list. A timeout can be specified with the 
Wait [OSSemPend () ] operation; if the semaphore is not available within the specified amount of 
time, the requesting task is made ready to run and the timeout is indicated to the caller. 
A task releases a semaphore by performing a Signal [OSSemPost ()] operation. If no task is waiting 
for the semaphore, the semaphore value is simple incremented. If any task is waiting for the 
semaphore however, one of the tasks is made ready to run and the key is given to one of the tasks 
waiting for it. ).tC/OS-II will always make the highest priority task ready to run. If the readied task has 
a higher priority that the task releasing the semaphore, a context switch occurs and the higher priority 
task resumes execution. Figure 3-5 shows a graphical representation of how semaphore management 
is implemented within ).tC/OS-II. 
Un
iv
rsi
ty 
of
Ca
pe
 To
wn
- 20-
Semaphore Tasks waiting on semaphore 
Value == 0 Highest priority LO'west priori! Y 
NULL List Pointe..- ... ... .. ... ~ III. 
TeB TeB TeB 
Figure 3-5: Semaphore Management 
JlC/OS-II provides three standard services and another three extended services to access semaphores. 
These are listed in Table 3-1. 
Standard Services Available from Extended Services Available from 
Create OSSemCreate() Task OSSemAccept () Task, ISR 
Wait OSSemPend () Task OSSemDel () Task 
Signal OSSemPost () Task, ISR OSSemQuery () Task 
Table 3-1: Ilc/OS-II semaphore services 
The extended services have to be enabled before they are available. OSSemAccept () gets a 
semaphore without waiting if a semaphore is not available. The return code of the operation indicates 
if the semaphore was available or not. This is very useful if an ISR needs to get access to a 
semaphore, but cannot block ifit is not available. OSSemQuery () obtains the status of the 
semaphore. 
3.7 Mutual Exclusion Semaphore 
Mutual exclusion semaphores (mutexes) are used to gain exclusive access to resources. Mutexes are 
binary semaphores that have additional features beyond the normal semaphores mechanism provided 
by JlC/OS-II. A mutex is used to reduce the priority inversion problem. A priority inversion occurs 
when a low priority task owns a resource needed by a high priority task. In order to reduce priority 
inversion, the kernel can increase the priority of the lower priority to the priority of the higher task 
until the lower priority task is done with the resource. In order to implement mutexes, a real-time 
kernel has to support multiple tasks at the same priority. JlC/OS-II does not allow multiple tasks at the 
same priority and therefore increases the priority of the lower priority to a priority higher than the 
highest priority. This priority is reserved as the priority inheritance priority (PIP) when JlC/OS-II is 
started and initialised. 
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A task acquires the mutex by performing a Wait [OSMutexPend ()] operation. If the mutex is 
available, the mutex owner is updated and the task continues execution. If the mutex is not available, 
the task is blocked and is placed in a waiting list. A timeout can be specified with the Wait 
[OSMutexPend () ] operation; if the mutex is not available within the specified amount of time, the 
requesting task is made ready to run and the timeout is indicated to the caller. 
A task releases a mutex by performing a Signal [OSMutexPost ()] operation. Ifno task is waiting 
for the mutex, the mutex's owner is kept clear. If any task is waiting for the mutex however, one of 
the tasks is made ready to run and the mutex is now owned by one of the tasks waiting for it. )lCIOS-II 
will always make the highest priority task ready to run. If the readied task has a higher priority that the 
task releasing the mutex, a context switch occurs and the higher priority task resumes execution. 
Figure 3-6 shows a graphical representation of how a mutex is implemented within )lCIOS-II. 
Mutex Tasks waiting on mutex 
lowest priority 
NUll 
TeB TCB TCB 
Ftrto TeB 
• owning' the Mute-x Frio 
TeB 
Figure 3-6: Mutual Exclusive Semaphore Management 
)lCIOS-II provides three standard services and another three extended services to access mutexes. 
These are listed in Table 3-2. 
Standard Services Available from Extended Services Available from 
Create OSMutexCreate() Task OSMutexAccept () Task, ISR 
Wait OSMutexPend () Task OSMutexDel () Task 
Signa; OSMutexPost () Task, ISR OSMutexQuery () Task 
Table 3-2: /lc/OS-II mutex serVIces 
The extended services have to be enabled before they are available. OSMu texAccept () gets a 
mutex without waiting if the mutex is not available. The return code of the operation indicates if the 
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
- 22-
mutex was available or not. This is very useful if an ISR needs to get access to a mutex, but cannot 
block ifit is not available. OSMutexQuery () obtains the status of the mutex. 
3.8 Message Mailbox Management 
Messages can be sent to a task through kernel services. A messagemailboxisa).tCIOS-II object that 
allows a task or ISR to send a variable, with the size of a pointer, to another task. The pointer is 
typical initialised to point to some application specific data structure containing a message. ).tCIOS-II 
supplies Create, Wait and Post operations on its mailboxes. 
A task or an ISR can deposit a message into a mailbox using the Post service [OSMBoxPost () I 
OSMBoxPos ( ) ] provided by ).tCIOS-II. Similarly, one or more tasks can receive messages 
through the Wait service [OSMBoxPend ( ) ] provided by ).tCIOS-II. Both the sender and receiving 
tasks agree on what the pointer (message) is actually pointing to. 
A waiting list is associated with each mailbox in case more than one task wants to receive messages 
through the mailbox. A task desiring a message from an empty mailbox is suspended and placed on 
the waiting list until a message is received. ).tCIOS-II allows the task waiting for a message to specify 
a timeout. If a message is not received before the timeout expires, the requesting task is made ready to 
run and an error code indicating that a timeout has occurred is returned to it. When a message is 
deposited into the mailbox, the highest priority task waiting for the message is given the message. 
Message mailboxes can also simulate binary semaphores. A message in the mailbox indicates that the 
resource is available and an empty mailbox indicates that the resource is already in use by another 
task. 
/lc/OS-II provides three standard services and another three extended services to access mailboxes. 
These are listed in Table 3-3. 
Standard Services Available from Extended Services Available from 
Create OSMBoxCreate () Task OSMBoxAccept() Task,ISR 
Wait OSMBoxPend ( ) Task OSMBoxDel () Task 
OSMBoxPost () 
Post OSMBoxPostOpt() Task,ISR OSMBoxQuery ( ) Task 
. . Table 3-3: /lC/OS-ll message maIlbox services 
The extended services have to be enabled before they are available. OSMBoxAccept () obtain a 
message without putting a task to sleep if the mailbox is empty. The return code of the operation 
indicates if a message was available or not. This is very useful if an ISR needs to get access to a 
mailbox, but cannot block ifit is not available. OSMBoxQuery () obtains the status of the mailbox. 
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3.9 Message Queue Management 
A message queue is used to send one or more messages to a task. It is basically an array of mailboxes. 
A message queue is a IlC/OS-II object that allows a task or ISR to send pointer-sized variables to 
another task. Each pointer is initialised to some application specific data structure containing a 
message. 
A task or an ISR can deposit a message into a queue using the Post service [OSQPost () / 
OSQPostOpt () / OSQPostFront ()] provided by IlC/OS-II. Similarly, one or more tasks can 
receive messages through the Wait [OSQPend ()] service provided by IlC/OS-II. Both the sender and 
receiving tasks agree on what the pointer (message) is actually pointing to. The first message inserted 
in the queue is the first message extracted from the queue (FIFO). IlC/OS-II allows a task to get 
messages Last-In-First-Out (LIFO) as well as depositing high priority messages in the front of the 
queue (out of bound). 
As with a mailbox, a waiting list is associated with each message queue, in case more than one task is 
to receive messages through the queue. The waiting list has a fixed size and is implemented as a ring 
buffer. A task desiring a message from an empty queue is suspended and placed on the waiting list 
until a message is received. JlC/OS-II allows the task waiting for a message to specify a timeout. If a 
message is not received before the timeout expires, the requesting task is made ready to run and an 
error code indicating that a timeout has occurred is returned to it. When a message is deposited into 
the queue, the highest priority task waiting for the message is given the message. Figure 3-7 shows a 
graphical representation of how message queues are implemented within IlC/OS-II. 
Queue Tasks waiting on queue 
HigheSt prior!tf lOWe$t priof1y 
NUll Ring Buffer 
TCB TCB OUT (fIFO) 
__ Ii< Pointers to Data 
Figure 3-7: Message Queue Management 
IlC/0S-II provides nine services to access message queues. These are listed in Table 3-4. 
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Services Available from Services Available from 
Create OSQCreate () Task i OSQAccept ( ) Task,ISR 
Wait OSQPend () Task OSQDel () Task 
OSQPost () I OSQQuery ( ) Task 
OSQPostFront() 
Post Task,ISR OSQFlush () Task,ISR OSQPostOpt () 
. Table 3-4: fJC/OS-II message queue serVIces 
OSQAccept () obtain a message without putting a task to sleep if the queue is empty. The return 
code of the operation indicates if a message was available or not. This is very useful if an ISR needs to 
get access to a queue, but cannot block ifit is not available. OSQQuery () obtains the status of the 
queue. 
3.10 Event Flag Management 
Event flags are used when a task needs to synchronise with the occurrence of multiple events. The 
task can be synchronised when any of the events occur, disjunctive synchronisation, or when all the 
events have occurred, conjunctive synchronisation. This is illustrated in Figure 3-8. Common events 
can be used to signal multiple tasks. Events are grouped and each group can contain 8, 16 or 32 
events. Tasks and ISRs can set or clear any event in a group. A task is resumed when all the events it 
requires are satisfied. The evaluation of which task will be resumed is performed after any event is set. 
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Figure 3-8: Disjunctive and conjunctive synchronisation 
j.lC/OS-II offer services to Set event flags, Clear event flag and Wait for event flags (disjunctively and 
conjunctively). 
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Standard Services Available from Extended Services Available from 
Create OSFlagCreat:e() Task OSFlagAccept () Task,ISR 
Wait OSFlagPend () Task OSFlagDel () Task 
Set OSFlagPost() Task,ISR OSFlagQuery () Task 
Table 3-5: p.tC/OS-II event flag services 
OSFlagAccept () obtains the status of the events without putting a task to sleep if the event group 
is not true. The return code of the operation indicates if a message was available or not. This is very 
useful if an ISR needs to get access to event flags, but cannot block if it is not available. 
OSFlagQuery () obtains the status of the event group. 
3.11 Memory Management 
An application can allocate and free dynamic memory using standard rnalloc () and free () 
functions from ANSI C. However, using these functions in an embedded real-time system is 
dangerous because the memory will eventually become fragmented. IJC/OS-II provides an alternative 
to rna 11 0 c () and f re e ( ) by allowing an application to obtain fixed-sized memory blocks from a 
partition made of a contiguous memory area. All memory blocks are the same size and the partition 
contains an integral number of blocks. More than one memory partition can exist, so an application 
can obtain memory blocks of different sizes. However, a specific memory block must be returned to 
the partition from which it came. This type of memory management, as implemented by IJC/OS-II is 
not subjected to fragmentation and suitable for use in embedded real-time systems. Figure 3-9 shows 
a graphical representation of how fixed-block size memory partitions are implemented within jlCIOS-
II. 
r f"'fl1kebr.b 
lUll 
Figure 3-9: Memory Management 
jlCIOS-II provides four functions to access the memory management service. These are listed in 
Table 3-6. 
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Function Description 
OSMemCreate () Creating an partition 
OSMemGet () Obtaining a memory block 
OSMemPut () Returning a memory block 
OSMemQuery () Obtaining the status of a memory partition 
Table 3-6: .... C/OS-II Memory Management Service 
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Chapter 4 ARM7 Programmer's Model 
4.1 Overview 
This chapter provides a summary of the specifications of the ARM7TDMI Core as described in the 
various Advanced RlSC Machines (ARM) published documents [4], [5] and [6]. Information as 
published by Atmel [8] is also covered. The information from this chapter is very important when 
porting )lC/OS-II to the Atrnel AT91 ARM7 microcontroller. 
4.2 Introduction 
The ARM7TDMI is a member of the ARM family of general purpose 32-bit microprocessors, which 
offer high performance for very low power consumption and price. The ARM architecture is based on 
Reduced Instruction Set Computer (RlSC) principles. This simplicity results in a high instruction 
throughput and impressive real-time interrupt response from a small and cost-effective chip. 
4.2.1 ARM7TDMI Architecture 
The ARM7TDMI processor employs a unique architectural strategy known as THUMB, which makes 
it ideally suited to high-volume applications with memory restrictions, or applications where code 
density is an issue. 
4.2.2 The THUMB Concept 
The key idea behind THUMB is that of a super-reduced instruction set. Essentially, the ARM7TDMI 
processor has two instruction sets: 
• the standard 32-bit ARM set 
• a 16-bit THUMB set 
The THUMB set's 16-bit instruction length allows it to approach twice the density of standard ARM 
code while retaining most of the ARM's performance advantage over a traditional 16-bit processor 
using 16-bit registers. This is possible because TIfUMB code operates on the same 32-bit register set 
as ARM code. THUMB code is able to provide up to 65% of the code size of ARM, and 160% of the 
performance of an equivalent ARM processor connected to a 16-bit memory system. 
4.3 Processor Operating States 
From the programmer's point of view, the ARM7TDMI can be in one of two states: 
ARM state which executes 32-bit, word-aligned ARM instructions. 
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THUMB state which operates with l6-bit, halfword-aligned 1HUMB instructions. 
In this state, the PC uses bit 1 to select between alternate halfwords. 
Transition between these tvifO states does not affect the processor mode or the contents of the registers. 
4.4 Operating Modes 
ARM7TDMI supports seven modes of operation: 
User (usr): 
FIQ (fiq): 
IRQ (irq): 
Supervisor (svc): 
Abort mode (abt): 
System (sys): 
Undefined (und): 
The normal ARM program execution state 
Designed to support a data transfer or channel process 
Used for general-purpose interrupt handling 
Protected mode for the operating system 
Entered after a data or instruction prefetch abort 
A privileged user mode for the operating system 
Entered when an undefined instruction is executed 
Mode changes may be made under software control, or may be brought about by external interrupts or 
exception processing. Most application programs will execute in User mode. The non-user modes-
known as privileged modes - are entered in order to service interrupts or exceptions, or to access 
protected resources. 
4.5 Registers 
ARM7TDMI has a total of 37 registers - 31 general-purpose 32-bit registers and six status registers -
but these cannot all be seen at once. The processor state and operating mode dictate which registers 
are available to the programmer. 
4.5.1 The ARM state register set 
In ARM state, 16 general registers and one or two status registers are visible at anyone time. In 
privileged (non-User) modes, mode-specific banked registers are switched in. Figure 4-1 shows 
which registers are available in each mode: the banked registers are marked with a shaded triangle. 
The ARM state register set contains 16 directly accessible registers: RO to RIS. All of these except 
RIS are general-purpose, and may be used to hold either data or address values. In addition to these, 
there is a seventeenth register used to store status information 
Register 14 is used as the subroutine link register. This receives a copy ofRIS when a Branch and 
Link (BL) instruction is executed. At all other times it may be treated as a generaI-
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purpose register. The corresponding banked registers RI4_svc, RI4_irq, Rl4jiq, 
Rl4_abt and Rl4_und are similarly used to hold the return values ofRlS when 
interrupts and exceptions arise, or when Branch and Link instructions are executed 
within interrupt or exception routines. 
holds the Program Counter (PC). In ARM state, bits [1 :0] ofRlS are zero and bits 
[31 :2] contain the Pc. In THUMB state, bit [0] is zero and bits [31 : 1] contain the Pc. 
is the CPSR (Current Program Status Register). This contains condition code flags 
and the current mode bits. 
FIQ mode has seven banked registers mapped to R8-14 (R8_fiq-RI4jiq). In ARM state, many FIQ 
handlers do not need to save any registers. User, IRQ, Supervisor, Abort and Undefined each have 
two banked registers mapped to R13 and R14, allowing each of these modes to have a private stack 
pointer and link registers. 
ARM State General Registers and Program Counter 
System & User FIQ Supervisor Abort IRQ Undefined 
RO RO RO RO RO RO 
R1 RI Rl Rl RI RI 
R2 R2 R2 R2 R2 R2 
R3 R3 R3 R3 R3 R3 
R4 R4 R4 R4 R4 R4 
R5 R5 R5 R5 R5 R5 
R6 R6 R6 RG R6 R6 
R7 R7 R7 R7 R7 R7 
R8 
'" RaJ"! 
RS RB R8 R8 
R9 ~RUq R9 R9 R9 R9 
R10 ~RI O...r'1 RI O RIO RI O RI O 
R11 
"" RIUq 
Rl1 R ll RII Rll 
RI2 ~Rl2J'1 R12 R12 R I2 R I2 
R I3 '\.. R1 3f "l I'. R 13._"c "'R1 3, .. Obl ~RI3.Jrq ~R13 ... Ul l d 
RI4 ~IU"~ ~RI4_'VC '" Rl4_abl '" RI4jrq ~RI4_und 
RI5 (PC ) RI 5(PC) Rl ~ (PC) RI 5( PC) RI5 (PC) Rl~(PC) 
ARM State Program Status Registers 
CPSR 
: LJiilllked register 
Figure 4-1: Register organization in ARM state 
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
- 30-
4.6 The Program Status Registers 
The ARM7TDMI contains a Current Program Status Register (CPSR), plus five Saved Program Status 
Registers (SPSRs) for use by exception handlers. These registers hold information about the most 
recently performed ALU operation, control the enabling and disabling of interrupts and set the 
processor operating mode. 
The arrangement of bits is shown in Figure 4-2. 
condition code flags _ _ ----'(LCre-'--'so-'---IV-'---od-<-) ___ -, _____ co_ntr--'-ol -'-b·"-'.Its ___ --, 
I I r- I I 
31 30 29 28 27 26 25 24 23 
I~~ OverflclN 
Carry I BorTOW 
f Extend 
Zero 
Negative !Less Than 
876543210 
. I I I F I T I M4 1 M3 1 M2 1 M1 I MO I IlQ1 L Mode bits I ~ State bit 
FIQ disable 
IRQdisabte 
Figure 4-2: Program status register format 
4.6.1 The condition code flags 
The N, Z, C and V bits are the condition code flags. These may be changed as a result of arithmetic 
and logical operations, and may be tested to determine whether an instruction should be executed. 
4.6.2 The control bits 
The bottom 8 bits ofa PSR (incorporating I, F, T and M[4:0]) are known collectively as the control 
bits. These will change when an exception arises. If the processor is operating in a privileged mode, 
they can also be manipulated by software. 
The T bit This reflects the operating state. When this bit is set, the processor is 
executing in THUMB state, otherwise it is executing in ARM state. This is 
reflected on the TBIT external signal. Note that the software must never 
change the state of the TBIT in the CPSR. If this happens, the processor will 
enter an unpredictable state. 
Interrupt disable bits The I and F bits are the interrupt disable bits. When set, these disable the IRQ 
and FIQ interrupts respectively. 
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The mode 
Mode 
10000 USer 
mOD1 FIQ 
10010 IRQ 
1C011 Supervisor 
10111 Abort 
11011 Undefined 
11111 System 
Table 
TheM4,M3, 
determine 
combinations 
explicitly 
- 31 -
Visible THUMB state Visible ARM state 
"'!listers registors 
R7,RO, R14 . .RO, 
LR, SP PC.CPSR 
PC,CPSR 
R7,RO, RLRO, 
R14_fiq,.R8_fiq. 
PC, CPSR. SPSR_fiq 
R12.R0. 
R14_irq .. R13Jrq, 
PC, CPSR, SPSRjq 
R7 .. RO, R12 .. RO. 
LR_svc, SP _svc, R14_svc,,R13_svc. 
PC, CPSR. SPSR_svc PC, CPSR. SPSR_svc 
R12 .. RO. 
R14_abI.R13_abl, 
PC, CPSR, SPSR..,abl 
R12 .. RO, 
R14_und . .R13_und, 
PC,CPSR 
R14.RO, 
PC, CPSR 
mode bit values 
MO bits (M[4:0]) are modebits. These 
operating as 
bits define a valid 
used. The user 
in Table 4-1. Not all 
V"'_""""JI mode. Only those 
be aware that if any 
value is programmed into the mode bits, M[4:0], then the processor will enter 
an unrecoverable state. If this occurs, reset be applied. 
Reserved The remaining bits in the PSRs are When changing a 
bits are not flag or you must ensure that 
Also, your should not rely on LU,lJlUlJC5 specific 
in future "'1"''''''''''''''''"'' they may read as one or zero. 
4.7 Exceptions 
whenever of a program to halted temporarily, to 
from a an PVI'p,."n handled, the current orocessor state 
must preserved so that the nT£'OT'~rrI can resume the handler routine finished. 
4.7.1 Action on entering an exception 
When handling an exception, ARM7TDMI: 
Preserves the the next instruction in the appropriate Link Register. exception 
been entered ARM then the the next instruction is into the 
Link Register current + 4 or PC + 8 ,.,"' .... ",,'" on the exception). the exception 
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has been entered from rnuMB state, then the value written into the Link Register is the 
current PC offset by a value such that the program resumes from the correct place on return 
from the exception. This means that the exception handler need not determine which state the 
exception was entered from. For example, in the case of a Software Interrupt (SWI), MOVS 
PC, Rl4_svc will always return to the next instruction regardless of whether the SWI was 
executed in ARM or 1HUMB state. 
2. Copies the CPSR into the appropriate SPSR 
3. Forces the CPSR mode bits to a value which depends on the exception 
4. Forces the PC to fetch the next instruction from the relevant exception vector 
It may also set the interrupt disable flags to prevent otherwise unmanageable nestings of exceptions. 
If the processor is in THUMB state when an exception occurs, it will automatically switch into ARM 
state when the PC is loaded with the exception vector address. 
4.7.2 Action on leaving an exception 
On completion, the exception handler: 
1. Moves the Link Register, minus an offset where appropriate, to the Pc. (The offset will vary 
depending on the type of exception.) 
2. Copies the SPSR back to the CPSR 
3. Clears the interrupt disable flags, if they were set on entry 
An explicit switch back to rnuMB state is never needed, since restoring the CPSR from the SPSR 
automatically sets the T bit to the value it held immediately prior to the exception. 
4.7.3 FIQ 
The FIQ (Fast Interrupt Request) exception is designed to support a data transfer or channel process, 
and in ARM state has sufficient private registers to remove the need for register saving (thus 
minimizing the overhead of context switching). 
FIQ is externally generated by taking the FIQ-pin input LOW. Irrespective of whether the exception 
was entered from ARM or Thumb state, a FIQ handler should leave the interrupt by executing SUBS 
PC,R14_fiq,#4 
FIQ may be disabled by setting the CPSR's F flag (but note that this is not possible from User mode). 
If the F flag is clear, ARM7TDMI checks for a LOW level on the output of the FIQ synchronizer at 
the end of each instruction. 
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4.7.4 IRQ 
IRQ has a lower priority than FIQ and is masked out when a FIQ sequence is entered. It may be 
disabled at any time by setting the I bit in the CPSR, though this can only be done from a privileged 
(non-User) mode. Irrespective of whether the exception was entered from ARM or Thumb state, an 
IRQ handler should return from the interrupt by executing SUBS PC,RI4_irq,#4 
4.7.5 Software interrupt 
The software interrupt instruction (SWI) is used for entering Supervisor mode, usually to request a 
particular supervisor function. A SWI handler should return by executing the following irrespective of 
the state (ARM or Thumb): 
MOV PC, Rl4_svc 
This restores the PC and CPSR, and returns to the instruction following the SWI. 
4.7.6 Interrupt Management: Auto-vectoring and Prioritization 
Background 
The Atmel AT91 (micro controller used for this thesis) is based on the ARM7TDM micro controller 
core. It features the Advanced Interrupt Controller (AIC), an 8-level priority, individually maskable, 
vectored interrupt controller. 
This microcontroller core implements two physically independent sources of interrupt: 
• FIQ - Fast Interrupt 
• IRQ - Normal Interrupt 
Each of these interrupts has a corresponding vector, at addresses OxOOOOOO 18 for the IRQ and 
OxOOOOOOlC for the FIQ. The AlC is connected to the NFIQ (Fast Interrupt Request) and the NIRQ 
(Standard Interrupt Request) inputs of the ARM7TDMI processor. The processor's NFIQ line can 
only be asserted by the external fast interrupt request input: FIQ (multiplexed with the PIO PI2). 
Therefore, when an FIQ occurs, it is not necessary to de-multiplex the handler according to the cause 
of the interrupt (it is assumed that there is no multiplexing added by the external hardware). The FIQ 
management code can be reached either directly from the vector (OxOOOOOOlC), or by using the Fast 
Interrupt Vector Register (AlC_FVR) as described in the datasheet ofthe AT91 products. 
The NlRQ line can be asserted by the interrupts generated by the on-chip peripherals and the external 
interrupt request lines: IRQO to IRQ2. Therefore it is necessary to manage a prioritization when 
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several interrupt sources are asserted at once and to de-multiplex the handler according to the source 
of the interrupt. 
Auto-Vectoring 
This feature consists of a set of registers which provide the address of the handler to execute 
according to the source of an interrupt. 
Each interrupt source is associated with a Source Vector Register (AlC_SVRI - AIC_SVR31) which 
contains the address of the function corresponding to the active interrupt. When the Interrupt Vector 
Register (AlC_IVR) is read, it automatically returns the contents of the source vector register 
corresponding to the active interrupt with the highest priority. Note that AlC_IVR is located at address 
OxFFFFF 1 00. 
During the boot sequence and before enabling the interrupts, the software must: 
1. Initialize the source vector registers for each interrupt 
2. Initialize the IRQ vector at address Ox00000018 with the following code: 
ldr pc, [pc,#-OxF20j 
When an interrupt occurs, the core performs the following (see 4.7.1 ): 
Rl4_irq = address of next instruction to be executed + 4 
SPSR_irq = CPSR 
CPSR[5:0] = ObOl00l0 Interrupt mode 
CPSR[6] = unchanged Fast interrupt status is unchanged 
CPSR[7] = 1 Normal interrupts disabled 
PC = OxOOOOOO 18 
When the instruction at the address Ox00000018 is executed, the effective address is: 
Ox00000020 - OxOF20 = OxFFFFFI00 
(Ox00000020 is the value of the PC when the instruction at address Ox18 is executed) 
This causes the core to load the PC with the value read in AlC IVR which returns the value of 
AlC _ SVR corresponding to the active interrupt. This has the effect of directly jumping to the correct 
interrupt service routine. 
When the AlC_IVR is read, the AIC does the following: 
• deasserts the NIRQ line on the core 
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
- 35-
• determines which pending interrupt has the highest priority 
• pushes the level of this interrupt in its internal hardware stack 
• clears the interrupt if it is configured to be edge triggered 
The interrupt level is popped when the End of Interrupt (EOI) is indicated to the AlC by a write in 
AlC EOICR. 
Prioritization 
The NIRQ line is controlled by an 8-level priority encoder. Each source has a programmable priority 
level of 7 to O. Level 7 is the highest priority and level 0 the lowest. 
When the AlC receives more than one unmasked interrupt at a time, the interrupt with the highest 
priority is serviced first. The interrupt management of the interrupt with the lower priority level is 
therefore delayed. 
The AlC manages the prioritization by using an internal stack on which the current interrupt level is 
automatically pushed when AlC_IVR is read, and popped when AlC_EOICR is written (any value). 
Between these two events, the software can manage the state and the mode of the core in order to re-
enable the IRQ line and to allow an interrupt with a higher priority. 
When an interrupt is managed by the core, Rl4_irq and SPSR_irq are automatically overwritten 
without being saved: it is mandatory to save these registers before re-enabling the IRQ line and to 
restore them before exiting the interrupt management routine. Moreover, if the interrupt treatment 
performs function calls (Branch with Link), Rl4_irq is used. In this case, IRQ can not be re-enabled 
while the core is in IRQ mode. It is mandatory to first change the mode of the core. In order to keep 
all exceptions available, the SYSTEM mode must be used. Therefore, the stack used during the 
interrupt execution is the same as that used out of the interrupt. This must be taken into account in the 
sizing of the SYSTEMIUSER stack. 
This is performed as follows: 
1. Save Rl4_irq and SPSR_irq in the IRQ stack (current) 
2. Set the mode bits in CPSR with the SYSTEM value (ObI III I) 
3. Re-enable IRQ by clearing bit I in CPSR 
4. Execute the actions related to the interrupt 
5. Disable IRQ by clearing bit I in CPSR 
6. Set the mode bits in CPSR with the USER value (ObIOOOO) 
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7. Restore Rl4jrq and SPSR_irq from the IRQ stack 
This sequence is automatically preceded by a read of AIC_IVR (see above) and must be followed by a 
write in AlC_EOICR before exiting from the interrupt. 
4.8 Interrupt Latencies 
The worst case latency for FIQ, assuming that it is enabled, consists of the longest time the request 
can take to pass through the synchronizer ( T syncmax if asynchronous), plus the time for the longest 
instruction to complete ( Tldm, the longest instruction is an LDM which loads all the registers 
including the PC), plus the time for the data abort entry (Texd, plus the time for FIQ entry (Tfiq)' At 
the end of this time ARM7TDMI will be executing the instruction at Ox I C. T sync max is 3 processor 
cycles, Tldm is 20 cycles, Texc is 3 cycles, and Tfiq is 2 cycles. The total time is therefore 28 
processor cycles. This is just over 1.4 microseconds in a system which uses a continuous 20 MHz 
processor clock. The maximum IRQ latency calculation is similar, but must allow for the fact that FIQ 
has higher priority and could delay entry into the IRQ handling routine for an arbitrary length of time. 
The minimum latency for FIQ or IRQ consists of the shortest time the request can take through the 
synchronizer ( T syncmin) plus T fiq. This is 4 processor cycles. 
4.9 Reset 
When the RESET signal goes LOW, ARM7TDMI abandons the executing instruction and then 
continues to fetch instructions from incrementing word addresses. 
When RESET goes HIGH again, ARM7TDMI: 
1. Overwrites Rl4_svc and SPSR_svc by copying the current values of the PC and CPSR into 
them. The value of the saved PC and SPSR is not defined. 
2. Forces M[4:0] to 10011 (Supervisor mode), sets the I and F bits in the CPSR, and clears the 
CPSR's T bit. 
3. Forces the PC to fetch the next instruction from address OxOO. 
4. Execution resumes in ARM state. 
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Chapter 5 JlC/OS-II Port to the AT91 ARM7TDMI 
This chapter describes in detail what has been done to port IlC/OS-II to the Atmel AT91 ARM7 
microcontroller. Most of IlC/OS-II's code is written in C and is portable between different processors. 
However, some of the code is processor-specific and needs to be ported to the specific processor. 
Because the architecture of IlC/OS-II was designed to be highly portable, the processor-specific code 
is grouped in a couple of source files. IlC/OS-II will require the manipulation of processor registers 
and therefore some of the processor-specific code will be in assembly language. 
Jean Labrosse [2] suggests that the IlC/OS-II kernel code should run ARM mode, with the application 
code running in either ARM or Thumb mode. However, all tasks will be created in ARM mode but 
they can call Thumb mode functions. 
5.1 Porting requirements 
Figure 5-1 shows the IlC/OS-II architecture and its relationship with the hardware. We will be 
concentrating on the processor-specific code in this chapter. 
Application Software 
~C/OS-II 
Processor-Independent Code 
OS_CORE.C,OS_FLAG.C 
OS_MBOX.C,OS_MUTEX.C 
Os_Q.C,OS_SEM.C 
OS_TASK.C,OS_TIME.C 
uCOS_II.C, uCOS_".H 
~C/OS-II Configuration 
App I ication-Specific 
OS_CFG.H 
INCLUDES.H 
~C/OS-II Port 
Processor-Specific Code 
OS_CPU.H 
OS_CPU_C.C 
OS_CPU_AS 
Software 
Hardware 
CPU Timer 
Figure 5-1: ",c/OS-II hardware/software architecture 
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The source that is specific to AT91 ARM7TDMI microcontroller will be grouped in three files; 
OS_CPU.H, OS_CPU_C.C and OS_CPU_A.S. 
5.2 Source File Description 
OS CPU.H contains processor- and implementation-specific #define constants, macros and 
typedefs. 
OS_CPU _ C.C contains processor- and implementation-specific source in C. 
OS_CPU_A.S contains processor- and implementation-specific source in assembler. 
5.2.1 OS CPU.H 
Compiler-Specific Data Types 
)lC/OS-II uses its own data types to ensure portability between different microprocessors and 
compilers. The data type definitions have been updated with the corresponding A T91 ARM7TDMI 
compiler definitions as describe in Figure 5-2. The AT91 ARM7TDMI Compiler defines a short as 
16 bits and an int as 32 bits. 
typedef unsi char 
typedef unsigned char 
typedef signed char 
typedef unsigned short 
typedef signed short 
typedef unsigned int 
typedef signed int 
typedef float 
typedef double 
typedef unsigned 
typedef unsigned 
register (PSR = 32 
Critical Section 
BOOLEAN; 
INT8U; /* 8 bit quantity*/ 
INT8S; /* 8 bit quantity*/ 
INT16U; /* 16 bit quantity*/ 
INT16S; /* 16 bit quantity*/ 
INT32U; /* Uns 32 bit quantity*/ 
INT32S; /* Signed 32 bit quantity*/ 
FP32; /* Single sion floating */ 
FP64; /* Double sion floating point*/ 
OS STK; /* Each stack entry is 32-bit wide*/ 
OS CPU SRi /* Define size of CPU status 
) 
Figure 5-2: OS_CPU.H, Data Types 
flClOS-il needs to disable interrupts in order to access critical sections of code and to reenable 
interrupts when done. This ability allows flC/OS-II to protect critical code from being entered 
simultaneously from either multiple tasks or ISRs. The methods used to disable and enable interrupts 
differ from processor to processor and from compiler to compiler. To hide the implementation 
method, )lC/OS-il defines two macros to disable and enable interrupts: OS ENTER_CRITICAL () 
andOS EXIT_CRITICAL(). 
OS ENTER_CRITICAL () : A function, OS_CPU _ SaveSR (), was written that saves the Program 
Status Register (PSR) of the CPU in a variable before the interrupts are disable. This ensures that the 
status of the interrupts (enabled or disabled) is preserved. See 4.6 The Program Status Registers. 
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
- 39-
OS EXIT CRITICAL ( ) : A function, os_cPu _ RestoreSR ( ), was written that restores the 
Program Status Register (PSR) of the CPU from the variable used in OS _ENTER CRI T I CAL ( ) . 
These functions are both in assembler language and are declared in OS_CPU_A.S. These functions 
will be discussed in detail in 5.2.3 OS CPU AS. 
- -
Stack Growth 
The stacks on the ARM grow from high memory to low memory and thus, os STK GROWTH is set 
to 1 to indicate this to !lc/OS-II. 
Task level context switches 
OS TASK _ SW () is a macro that is invoked when !lCIOS-II switches from a low priority to the 
highest priority task. OS _TASK SW () is always called from task-level code. Another mechanism 
OSIntExi t (), is used to perform context switch when an ISR makes a higher priority task ready for 
execution. A context switch consists of saving the processor registers on the stack of the task being 
suspended and restoring the registers of the highest priority task from its stack. 
Because context switching is processor specific, OS_TASK _ SW () needs to execute an assembly 
language function, in this case, OSCtxSw () which is declared in OS_CPU_AS. This function will be 
discussed in detail in 5.2.3 OS CPU AS. 
- -
5.2.2 OS CPU C.C 
!lCIOS-II requires the implementation ofthe following C functions: 
OSInitHookBegin() 
OSIni tHookEnd () 
OSTaskCreateHook() 
OSTaskDelHook() 
OSTaskIdleHook () 
OSTaskStatHook() 
OSTaskStkInit() 
OSTaskSwHook () 
OSTCBIni tHook () 
OSTimeTickHook () 
!lCIOS-II only requires OSTaskStkIni t () but, OSIni tHookBegin () is also implemented to 
initialise a variable required for the port. The others need to be declared but do not need to contain 
code. These functions are hooks supplied by !lCIOS-II that can be used by the application. For 
example OSTas kSwHook () will be called every time a context switch happens. 
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OSTaskStklni t () 
OSTaskStkIni t () is called when a task is created to initialise the stack frame of a task so that the 
stack looks as if an interrupt has just occurred and all the processor registers have been pushed onto 
the stack. The code listing for OSTaskStkIni t () is shown in Figure 5-3. 
OS STK *OSTaskStkInit (void (*task) (void *pd), void *pdata, OS_STK *ptos, INTI6U opt) 
{ 
OS STK *stk; 
opt = opt; /* 'opt' is not used, prevent warning*/ 
stk = ptos /* Load stack */ 
* (stk) task; /* Entry Point 
*(--stk) ( OxI4I4I4I4L; /* LR */ 
*(--stk) (INT32U)OxI2I2I2I2L; /* R12 */ 
* (--stk) (INT32U)OxI1111111L; /* Rll */ 
* (--stk) (INT32U)OxlOlOlOlOL; /* RIO */ 
* (--stk) (INT32U)Ox09090909L; /* R9 */ 
*(--stk) (INT32U)Ox08080808L; /* R8 */ 
* (--stk) (INT32U)Ox07070707L; /* R7 */ 
* (--stk) (INT32U)Ox06060606L; /* R6 */ 
* (--stk) (INT32U)Ox05050505L; /* R5 *1 
*(--stk) (INT32U)Ox04040404L; /* R4 */ 
*(--stk) (INT32U)Ox03030303L; /* R3 *1 
*(--stk) (INT32U)Ox02020202L; /* R2 */ 
* (--stk) (INT32U)OxOlOlOlOlL; /* Rl */ 
*(--stk) (INT32U)pdata; /* RO : argument *1 
*(--stk) (INT32U) /* CPSR (Enable both IRQ and FIQ) */ 
* (--stk) (INT32U) /* SPSR *1 
return (stk); 
Figure 5-3: OS_CPU_C.C, OSTaskStklnit() 
Each task assumes that they run in supervisory (SVC) mode (the CPSR and SPSR are initialized to 
ARM SVC _MODE). This doesn't mean that a task must run ARM mode code. The task body can call 
Thumb mode code. It is typical for ARM compilers to pass the first argument of a function into the RO 
register. The task receives an optional argument 'pdata'. That's why 'pdata' is passed in RO when the 
task is created. Figure 5-4 shows how the stack frame is initialized for each task when it is created. 
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stk Low Memory 
ptos -----..... High Memory 
Figure 5-4: The Stack Frame for each Task for ARM port. 
When the task is created, the final value of s t k is placed in the os _ TCB of that task. 
OSInitHookBegin() 
void OSlnitHookBegin (void) 
{ 
OSlntCtxSwFlag = 0; 
Figure 5-5: OS_CPU _ C.C, OS Ini tHookBegin ( ) 
OS lni tHookBeg in () is called by os lni t () to initialize port specific variables such as 
OSlntCtxSwFlag which is used to indicate that a context switch needs to be perfonned at the end 
of all nested ISRs. 
Additional Functions 
The ARM port contains an additional three functions from the 'standard' )lc/OS-II functions: 
OSlntCtxSw () 
OS_Time_Tick Handler() 
OS CPU FlQ_Handler() 
OS In tCtxSw ( ) 
This function is nonnally written in assembly language. This function is called by OSlntExi t () at 
the end of all nested ISRs and indicates that the ISR must perfonn a context switch. In other words, an 
ISR has made a more important task ready to run and thus, the CPU cannot return to the interrupted 
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task but instead, to a higher priority task. For this port, all this function does is set the flag 
OSIntCtxSwFlag to TRUE and when OSIntExi t () returns to the ISR, the ISR examines this 
flag and does the context switch from the ISR. This will be described in greater detail later. 
OS_Time_Tick_Handler() 
This function is called by OSTickISR (see OS_CPU~.S), the ISR that services the Timer IRQ 
interrupt. This function is called to handle the ISR from C instead of assembly language. 
OSTickI SR () can call either ARM code or Thumb code. This function only contains a call to 
OST imeT ick () which notifies IlC/OS-II that a tick interrupt occurred .. 
OS_CPU_FIQ_Handler() 
This function is called by OS_CPU FIQ_ISR (see OS_CPU_A.S), the ISR that services the 
interrupt. This function is called to handle the ISR from C instead of assembly language. 
os _cPu _ FI Q_ Handl er () can call either ARM code or Thumb code. 
5.2.3 OS CPU A.S 
A IlC/OS-II port requires the implementation four assembly language functions. These functions are 
needed because it is not possible to save/restore the AT91 ARM7TDMI registers from C functions. 
The four functions are: 
OSStartHighRdy() 
OsctxSw () 
OSIntCtxSw () 
OSTickISR () 
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aSStartHiqhRdy () 
os 
BL OSTaskSwHook Call user defined task switch hook 
LDR R4,=OSRunning OSRunning = TRUE 
MOV R5,#1 
STRB R5, [R4] 
LDR R4,=OSTCBHighRdy Get highest priority task TCB address 
LDR R4, [R4] get stack pointer 
LDR SP, [R4] switch to the new stack 
LDMFD SP!, {R4} pop new task's spsr 
MSR SPSR_cxsf,R4 
LDMFD SP!,{R4} pop new task's CPSR 
MSR CPSR_cxsf,R4 
LDMFD SP!,{RO-R12,LR,PC} pop new task's rO-r12,lr & pc 
Figure 5-6: OS_CPU _ A.S, ass tartHiqhRdy ( ) 
OSStartHighRdy () is called after the kernel has started up. This starts the highest priority task 
that was created before the kernel was started. 
Before starting the highest priority task, OSTas kSwHook () is called in case a hook call has been 
declared. There is no code in OSTaskSwHook () so this function would return immediately. 
The llc/OS-II flag OSRunning is set to TRUE indicating that llC/OS-II will be running once the first 
task is started. 
We then get the pointer to the task's top-of-stack (was stored by OSTas kCrea te () or 
OSTas kCreateExt ( ) ). See figure Figure 5-4 (stk is stored in the os _ TCB of the created task). 
The SPSR and the CPSR of the task is popped off the stack. When the task was created, the CPSR and 
SPSR registers on the stack frame were initialized with ARM _ SVC _MODE. Because 
OSStartHighRdy () already executes in SVC mode, loading the CPSR with the same value will 
not change the mode of the processor. 
The LDMFD instruction stands for "LoaD Multiple Full Decendant" and means that multiple registers 
are popped off the stack with a single instruction. Because the PC is the last element popped off the 
stack, the CPU immediately jumps to that address when it's loaded. In other words, the beginning of 
the task code will be run as soon as the PC is loaded. 
asctxsw() 
The code to perform a 'task level' context switch is shown below in Figure 5-7. OSCtxSw () IS 
called when a higher priority task is made ready to run by another task or, when the current task can 
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no longer execute. It calls one the Kernel services like a time delay or it is waiting on a semaphore that 
is not available, etc. 
OSCtxSw 
STMFD 
STMFD 
MRS 
STMFD 
MRS 
STMFD 
LDR 
LDR 
LDRB 
STRB 
LDR 
LDR 
STR 
BL 
LDR 
LDR 
LDR 
STR 
LDMFD 
MSR 
LDMFD 
MSR 
LDMFD 
SP!, {LR} 
SP!,{RO-R12,LR} 
R4,CPSR 
SP!,{R4} 
R4,SPSR 
SP! , {R4} 
R4,=OSPrioCur 
R5,=OSPrioHighRdy 
R6, [r5] 
R6, [r4] 
R4,=OSTCBCur 
R5, [r4] 
SP, [r5] 
OSTaskSwHook 
R6,=OSTCBHighRdy 
R6, [R6] 
SP, [R6] 
R6, [R4] 
SP!,{R4} 
SPSR_cxsf,R4 
SP!,{R4} 
CPSR_cxsf,r4 
SP!, {RO-R12,LR,PC} 
push pc (lr should be pushed in 
place of PC) 
push lr & ster file 
push current psr 
push current spsr 
OSPrioCur OSPrioHighRdy 
Get current task's OS TCB address 
store sp in preempted tasks's TCB 
call Task Switch Hook 
Get highest priority task's 
OS TCB address 
; get new task's stack pointer 
OSTCBCur OSTCBHighRdy 
pop new task's spsr 
pop new task's psr 
pop new task's rO-r12,lr & pc 
Figure 5-7: OS_CPU _ A.s, oSctxSw () 
All the tasks run in SVC mode, therefore a task level context switch simply consists of saving the 
SVC registers ofthe task to suspend and restoring the SVC registers of the new task (see also Figure 
5-9). The pseudo code for this is shown in Figure 5-8. 
Save the CPU registers onto the old task's stack; 
OSPrioCur OSPrioHighRdYi 
OSTCBCur->OSTCBStkPtr = SPi 
OSTaskSwHook () ; 
SP = OSTCBHighRdy->OSTCBStkPtr; 
OSTCBCur OSTCBHighRdYi 
Restore the CPU registers from the new task's stacki 
Figure 5-8: OS_CPU_A.s, OSCtxSw () Pseudo code 
/* (1) */ 
/* (2) */ 
/* (3) */ 
/* (4) */ 
/* (5) */ 
/* (6) */ 
/* (7) */ 
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SVC 
Mode 
Be:orc r-------
(7 
J ft:e r 
Figure 5-9: Task Level Context Switch 
OS_CPU_SaveSR() andOS_CPU_RestoreSR() 
The code listed in Figure 5-10 under OS_CPU_SaveSR () implements the saving of the CPSR 
register and then disabling interrupts for OS_CRITICAL_METHOD. The code follows the application 
note published by Atmel ("Disabling Interrupts at Processor Level") [11] for properly disabling 
interrupts on the ARM. In this implementation, both the FIQ and IRQ interrupts are disabled. When 
this function returns, RO contains the state of the CPSR register prior to disabling interrupts. 
The code listed in OS_CPU _ RestoreSR () implements the function to restore the CPSR register for 
os _ CRI T I CAL_METHOD. When called, it is assumed that RO contains the desired state of the CPSR 
register. 
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os CPU SaveSR 
MRS 
ORR 
MSR 
MRS 
AND 
CMP 
ENE 
MOV 
OS cpu RestoreSR 
- 46-
RO,CPSR ; Set IRQ and FIQ bits 
; all interrupts 
Rl,RO,#NO INT 
in CPSR to disable 
CPSR_c, 
Rl,CPSR ; Confirm that CPSR contains the proper 
; interrupt disable flags 
Rl,Rl,#NO INT 
Rl,#NO INT 
OS cpu SaveSR 
PC,LR 
; Not properly disabled (try again) 
Disabled, return the original CPSR 
; contents in RO 
MSR CPSR c,RO 
MOV PC,LR 
IRQ Handlers 
Nonnal ARM71DMI implementations have only one Interrupt vector for all the devices that can 
interrupt the processor. But the AT91 ARM&1DMI implementation contains an Advanced Interrupt 
Controller (AIC) that supplies a vector for each interrupt source. This allows the proper interrupt 
handler to be called directly instead of having to figure out (through code) what the actual source of 
the interrupt was. See 4.7.6 Interrupt Management: Auto-vectoring and Prioritization. 
OSTickISR () and OS _ IntctxSw () 
llC/OS-II needs to be notified when an IRQ is serviced through an ISR. This is done by calling kernel 
function OS IntEn ter ( ) . The same is required on conclusion of an ISR. This is done by calling the 
kernel function OS IntEx it ( ) . During this can the kernel detennine whether a higher priority task 
has been awakened by the ISR. If a higher priority task is ready to run, the kernel returns to the higher 
priority task rather than to the interrupted task. This requires a task context switch after an ISR and is 
done by the OS_IntCtxSw () function. As this is a processor specific function, it had to be 
implemented for the AT91 ARM7TDMI port. The code for OS _ IntCtxSw () is listed in Figure 
5·12. 
llC/OS-II needs a periodic time source to keep track of time delays and timeouts. A tick should occur 
between 10 and 100 times per second. This was implemented by configuring one of the Timer Counter 
Blocks to provide an interrupt every 10ms. The ISR for the timer, OSTickISR (), is listed in Figure 
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OSTickISR 
(1) 
(2) 
(3) 
(4 ) 
(5) 
(6) 
STMFO 
LOR 
STR 
BL 
BL 
BL 
LOR 
LOR 
CMP 
BEQ 
LOR 
STR 
LOMFD 
SUBS 
- 47-
SP!, {RO-R3,R12,LR} 
R14, =AIC BASE 
R14, [R14, #AIC IVR] 
OSIntEnter 
OS Time Tick Handler 
OS 
RO,=OSIntCtxSwFlag 
Rl, [RO] 
Rl,#l 
OS IntCtxSw 
RO, =AIC BASE 
RO, [RO, C EOICR] 
Write in the IVR to support 
Protect Mode, no effect in 
Normal Mode 
De-assert the NIRQ and clear 
the source in Protect Mode 
Indicate beginning of ISR 
Handle interrupt 
I end of ISR 
See if we need to do a 
context switch 
Yes, Switch to Higher 
Priority Task 
Mark the End of Interrupt on 
the AIC 
SP!,{RO-R3,R12,LR} No, Restore sters of 
interrupted task's stack 
PC,LR,#4 Return from IRQ 
Figure 5-11: OS_CPU_A.8, OSTickISRO 
It is assumed that a task is lUnning (in SVC mode) when an interrupt occurs. The processor's SP 
(R13) points to a location into the current task's stack. 
The processor recognizes the IRQ and branches to OSTickISR (). The descriptions below refer to 
the code listed in Figure 5-11. 
(1) The ARM Procedure Call Standard (APCS) registers are saved onto the ISR stack. 
(2) Write in the Interrupt Vector Register (IVR) to support Protect Mode, no effect in Normal 
Mode. De-assert the NIRQ and clear the source in Protect Mode. 
(3) OSIntEnter () increments OS OS Time Tick Handler will service 
the IRQ interrupt. The handler needs to determine the source of the interrupt and take 
appropriate actions. When the handler is done, OSIntExi t () is called to see if a context 
switch needs to occur. OS () only sets a global flag called OSIntCtxSwFlag to 
TRUE if a context switch is needed, otherwise, the flag is untouched and thus FALSE. If 
OSIntCtxSwFlag is FALSE then OSIntExi t () did not find a higher priority task to run 
and thus, we will be returning to the interrupted task. 
(4) The APCS registers are popped from the IRQ stack. 
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(5) Because the SUBS instruction contains the PC as the destination register, the CPU restores the 
CPSR from the SPSR_irq register as well as loads the PC with the contents ofthe LR minus 4 
(i.e. pointing to the instruction immediately after the one interrupted. 
(6) Mark the End ofInterrupt on the Ale. 
OS IntCtxSw 
(1 ) LOR RO,=OSIntCtxSwFlag 
MOV Rl,#O 
STR Rl,[RO] 
(2) LOR RO, =AIC BASE 
STR RO, [RO, #AIC EOICR] 
(3) LDMFD SP!, {RO-R3,R12,LR} 
STMFD SP!,{RO-R3} 
temporary registers 
(4) MOV Rl,SP 
(5) ADD SP,SP,#16 
(6) SUB R2,LR,#4 
(7 ) 
we go 
(8 ) 
(9) 
(10 ) 
(11) 
(12) 
(13) 
(14 ) 
(15) 
(16) 
MRS 
back to 
ORR 
MSR 
LOR 
MOVS 
STMFD 
STMFD 
MOV 
MOV 
LDMFD 
STMFD 
STMFD 
MRS 
STMFD 
LOR 
LOR 
LDRB 
STRB 
LOR 
LOR 
STR 
R3,SPSR 
SVC mode 
RO,R3,#NO INT 
-SPSR_c,RO 
RO,=.+8 
PC,RO 
SP! , {R2} 
SP!, {R4-R12,LR} 
R4,Rl 
R5,R3 
R4!, {RO-R3} 
SP!,{RO-R3} 
SP! , {R5} 
R4,SPSR 
SP!,{R4} 
R4,=OSPrioCur 
R5,=OSPrioHighRdy 
R5, [R5] 
R5, [R4] 
R4,=OSTCBCur 
R5, [R4] 
SP, [R5] 
OSIntCtxSwFlag FALSE 
Mark the End of Interrupt on 
the AIC 
Clean up IRQ stack 
We will use RO-R3 as 
Disable interrupts for when 
Switch back to SVC mode 
(Code below, current 
location + 2 instructions) 
Restore PC and CPSR 
SAVE OLD TASK'S CONTEXT ONTO 
OLD TASK'S STACK 
Push task's PC 
Push task's LR,R12-R4 
Move RO-R3 from IRQ stack to 
SVC stack 
Load RO-R3 from IRQ stack 
Push RO-R3 
Push task's CPSR 
Push task's SPSR 
OSPrioCur = OSPrioHighRdy 
Get current task's OS TCB 
address 
store sp in preempted 
tasks's TCB 
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BL OSTaskSwHook 
LDR R6,=OSTCBHighRdy 
LDR R6, [R6] 
LDR SP, [R6] 
STR R6, [R4] 
LDMFD SP! , {R4} 
MSR SPSR_cxsf,R4 
LDMFD SP!,{R4} 
MSR CPSR cxsf,R4 
LDMFD SP!,{RO-R12,LR,PC} 
call Task Switch Hook 
Get hi t priority task's 
OS TCB address 
get new task's stack pointer 
OSTCBCur OSTCBHighRdy 
pop new task's spsr 
pop new task's psr 
; pop new task's rO-r12,lr & 
; pc 
Figure 5-12: OS_CPU_A.s, OS_IntCtxSw () 
The descriptions below refer to the code listed in Figure 5-12. 
(1) OS IntCtxSw () starts by setting the flag OSIntCtxSwFlag to FALSE. 
(2) Mark the End of Interrupt on the Ale. 
(3) The registers that were saved on the IRQ stack at the beginning of the ISR are now restored. 
However, we save RO-R3 back because they will be used as scratch registers. 
(4) The IRQ SP is copied to the Rl register to allow this register to access the IRQ stack when it 
switches back to SVC mode. 
(5) The IRQ SP is adjusted to point at the start of the stack. This is done to empty the IRQ stack 
since it will switch back to SVC mode and need to clean up the stack. There is no danger in 
writing over RO-R3 left on the stack frame since further IRQs are disabled. 
(6) The return address of the interrupted task is computed from the LR and saved in R2. 
(7) The value of the interrupted task's CPSR is copied to R3. It contains the value of the CPSR 
ofthe SVC mode prior to servicing the interrupt. 
(8) ALL interrupts are disabled for when the return to SVC mode. This is done by altering the 
SPSR register since the CPSR register is specific to the IRQ mode and interrupts are 
disabled. 
(9) This instruction is 'strange' in that it loads the RO register with the current contents of the 
program counter (i.e. THIS instruction plus 8). RO then contains the address not of the next 
instruction but, the one after it (i.e. the STMFD instruction described later). The reason this is 
done will become clear with the next instruction. 
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(10) This move instruction changes the PC to point to the NEXT instruction AND changes the 
CPU back to SVC mode. This means that the code is still executing in os IntCtxSw () 
but at the instruction following this one but, the mode has changed and thus R13 now points 
to the interrupted task's stack. 
(11) This instruction saves the PC of the task being' switched out' onto that task's stack. 
(12) This instruction saves registers R4-R12 and the LR onto the task's stack. 
(13) These instructions are used to move the SP and the SPSR to make room in RO-R3 to save 
those registers that were saved onto the IRQ stack. 
(14) These instructions are used to move registers RO-R3 from the IRQ stack to the task's stack. 
(15) The first instruction saves the CPSR of the interrupted task (i.e. it was saved in the SPSR of 
the IRQ mode) onto the stack. The next two instructions save the SPSR of the task. At this 
point, the context of the interrupted task is saved onto that task's stack. 
(16) Proceed with the context switch which will be performed in SVC mode. The remaining steps 
are exactly the same as for a task level context switch (in pseudo-code and C): 
OSTCBCur->OSTCBStkPtr 
OSPrioCur 
OSTaskSwHook(); 
SP; 
OSPrioHighRdy; 
SP OSTCBHighRdy->OSTCBStkPtr; 
OSTCBCur OSTCBHighRdy; 
Restore the CPU registers from the new task's stack; 
Figure 5-13: Task level context switch in pseudo code 
5.3 Verifying the port 
The port was first tested without any application code to make sure that the basics of the port works. 
We then add a few simple tasks and the ticker interrupt service routine. If we can prove that the port 
can do multitasking then we could consider that the port is working because the higher levels of code 
are processor-independent and can be considered as fully functional. 
Verification was done in three steps: 
1. Verify OSTas kStklni t () and OSStartHighRd () 
2. Verify OSCtxSw () 
3. Verify OSIntCtxSw () and OSTickISR () 
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5.3.1 Verify OSTaskStklnit () and OSStartHighRd () 
first step is to verify the proper operation of OSTaskStklni t () and OSS ().A 
simple main () function as shown in Figure 5-14 was used. No application tasks were created. Only 
the /lc/OS-II idle task [OS_TaskIdleOJ will be created by the kernel. The code was debugged using 
the ARM Software Toolkit emulator as a source level debugger. We stepped through OS Start () 
until we got to OSStartHighRd () which must start the first task ready to run. As we did not 
create any other task, than OS_Taskldle (), OSStartHighRd () should start this task. We 
verified that OSStartHighRd () populates the CPU registers in the reverse order that they were 
placed onto the task stack by OSTaskStklni t (). We also verified that OSS 
starts the os Taskldle () task successfully. We have done this a couple of times and we 
considered it verified. 
void main (void) 
{ 
OSInit (); 
OSStart(); 
( ) 
Figure 5-14: Minimal main () for testing OSTas kStklni t () and OSStartHighRd () 
5.3.2 Verify OSCtxSw () 
In the previous step we verified that that the stack frame of a task is correctly initialised by 
OSTaskStklni t () . For this test we created an application task and force a context switch back to 
the idle task. The code is shown in Figure 5-15. 
(1) 
OS STK TestTaskStk[100]; 
void main (void) 
{ 
OSInit(); 
OSTaskCreate(TestTask, (void*)0, &TestTaskStk[99] , 0); 
OSStart () ; 
(2) void TestTask(void 
{ 
(3 ) 
pdata 
while(l) 
{ 
(1) ; 
Figure 5-15: Code for testing OSCtxSw () 
We created a high priority task, TestTask (), with the code at ( (1) in Figure 5-15). /lCIOS-II 
should start TestTask () (( 2) in Figure 5-15) as its first task instead of executing the idle task. 
We verified that this happens. Te s t T ask ( ) enters an infinite loop that continuously calls 
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OSTimeDly (l) (( 3) in Figure 5-15). Because we did not enable interrupts nor did we start the 
clock tick, OSTimeDly (l) should never return to TestTask () . We verified that OSTimeDly () 
calls OSSched () and in tum calls OSCtxSw () . We verified that OSCtxSw () saved the registers 
ofTestTas k () and loaded the registers of os _ TaskIdle () into the CPU. We also verified that 
it switched to the idle task's code. This proved that OSCtxSw () is working correctly. 
5.3.3 Verify OSIntCtxSw () and OSTickISR () 
OSIntCtxSw () is similar to OSCtxSw () but only called from ISR level. For this test we initialised 
the clock tick and linked its interrupt vector to the clock tick ISR. We also enabled interrupts. The 
pseudo code is shown in Figure 5-16 with an explanation below. 
(l) 
(2 ) 
(3 ) 
OS STK TestTaskStk[lOO]; 
void main (void) 
{ 
OSInit() ; 
Turn LED OFF; 
Install the clock tick interrupt vector; 
OSTaskCreate (TestTask, (void*) 0, &TestTaskStk[99], 0); 
OSStart(); 
(4) void TestTask(void *pdata) 
{ 
(5 ) 
( 6) 
(7) 
(8 ) 
(9) 
BOOLEAN led sate 
pdata = pdata; 
Initialise the clock tick interrupt (start timer); 
Enable Interrupts; 
led state FALSE; 
Turn LED ON; 
while(l) 
{ 
OSTimeDly(l); 
if (led_state 
{ 
FALSE) 
led state 
Turn LED ON; 
} else { 
TRUE; 
led state = FALSE; 
Turn LED OFF; 
Figure 5-16: Code for testing OSIntCtxSw () and OSTickISR () 
We used an LED for this step and we made sure ( (l) in Figure 5-16) that it is switched off. We 
install the clock tick interrupt vector ( (2) in Figure 5-16) and created a high priority task ( ( 3) in 
Figure 5-16). As verified before Te s t T ask () is started first by the kernel. The clock tick is 
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initialised ( ( 5) in Figure 5-16) and interrupts enabled ( ( 6) in Figure 5-16) within Te s t T ask ( ) . 
It is a IlC/OS-II requirement to only start the timer within the first task. We turned the Led on ( ( 7) in 
Figure 5-16) to indicate that we entered TestTas k () . The call to OST imeDly () ( (8) in Figure 
5-16)should cause a context switch to the idle task using OSCtxSwO. The idle task spins until the tick 
interrupt is received. The tick interrupt should invoke OSTickISR () which in tum calls 
OSTimeTick (). OSTimeTick () will decrements TestTask's timeout variable and should make 
it ready to run when the timeout variable is O. When OSTickISR () completes and calls 
OSIntExi t (), OSIntExi t () should notice that the more important task, TestTask (), is ready 
to run. The ISR, therefore, does not return to the idle task, but instead performs a context switch back 
to Te s t T ask ( ) , which will toggle the LED ( ( 9) in Figure 5-16). All this assumes that 
OSIntCtxSw () and OSTickISR () are both working correctly. Our LED was flickering and thus 
verified that OSIntCtxSw () and OSTickISR () are both working correctly. 
5.4 Conclusion 
We tested and verified all the processor-specific functions by going through the steps as described 
above. Our port is now ready to be used for embedded applications. 
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Chapter 6 Evaluating pC/OS-II as an RTOS 
6.1 Overview 
This chapter evaluates the suitability of IlCIOS-II as an RTOS. Dedicated Systems Experts started a 
project which they called the "The real-time operating system evaluation project". In this project they 
evaluate an RTOS to a set of requirements that are described in "Evaluation Report Definition" [15] 
and in "What makes a good RTS" [14]. They divided their evaluation into two approaches. The first 
approach is a qualitative study called the technical evaluation and the focus is on the system 
architecture of the operating system. The second part referred to as the practical evaluation is a 
quantitative approach. In this chapter we will do a full technical evaluation on Ilc/OS-II. Due to the 
hardware constraints of the ARM7 evaluation board used, we could not do the practical evaluation as 
described above. 
6.2 Technical Evaluation 
During this evaluation we studied the architecture of the operating system. The architecture 
determines, among other things, the task management, the interrupt handling and the memory 
management. 
For an operating system to be classified as an RTOS, it needs to support a standard set of services. 
These services can be accessed via an applications programming interface (API). An inventory of the 
API functions gives an appreciation of the richness of the operating system. Dedicated Systems 
Experts [15] compiled a set of API functions that is needed in an RTOS and we will apply it to the 
API in !-tCIOS-II. 
6.2.1 Installation and configuration 
Installation 
Ilc/OS-II is supplied in ANSI-C source code and does not come with a set of development tools. 
IlCIOS-II was designed to be highly portable between different processors and development 
environments. As described in Chapter 5, !-tCIOS-II consists of processor-dependent and processor-
specific code. In order to use IlCIOS-II as an RTOS on a specific processor, one needs to port the 
processor-specific code to the new processor. !-tCIOS-II has been ported to many processors and Jean 
Labrosse (author of Ilc/OS-II) makes some of these available for free. If you are lucky a port exists 
already and you do not have to go through the motions of porting it yourself. In Chapter 5 we went 
through the motion of porting it to the AT91 ARM7 microcontroller. As we experienced, porting is 
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not a trivial exercise and can be a huge stumbling block towards using Ilc/OS-II as an RTOS. The 
quality of the port also affects the quality and effectiveness of Ilc/OS-II. The low level context 
switches (task and interrupt level) is the heart of any RTOS and in Ilc/OS-II it forms part of the 
processor-specific code that needs to be ported. 
Configuration 
IlCIOS-II is provided in source form and therefore all the RTOS configurations are done through 
#define constants in one single header file. Changing any configuration parameter requires 
recompilation of the application and the operating system. Dynamic configuration of the operating 
system once it is running is not possible, but system objects can be created and deleted during the 
execution of applications. The resources for these objects are already available as the maximum 
number of objects is set in the configuration file. 
6.2.2 RTOS Architecture 
Ilc/OS-II is a small kernel for embedded applications. It is a variant of client-server architecture but 
does not have a message based communication protocol. It uses a software bus to communicate 
between the different modules. There is a choice of modules that can be built into the system and these 
are chosen at compile time. 
A graphical user interface (GUI) named IlC/GUI and an embedded file system named IlC/FS, are 
optional extras. We did not include these in our evaluations as it was not available free of charge for 
evaluation purposes. There is a choice of which system components to include and that makes IlC10S-
II highly scalable. uCIOS-View, an optional extra, is available to help with debugging and 
development. It provides a 'view' of the operating system objects while the RTOS is running. 
IlCIOS-II has a flat memory space. All tasks share the same memory space and also share all objects 
such as semaphores. This means that task-switching times will be short as there is very little context to 
change if there is no protection between different tasks. However, any tasks can corrupt memory 
space being used by others, which will crash the complete system. 
Device drivers are processor-specific again and have to be developed for the specific application. 
Ilc/OS-II does not support multiprocessor systems. 
Task Handling Method 
Ilc/OS-II has no notion of processes; it only has tasks. These are normally called threads all executing 
in the same process. All system objects are shared between tasks. As all tasks share the same context, 
task switching times will be quick as there is very little context to change. On the other hand, a clear 
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division between threads and processes helps define the interfaces between the different activities of 
the application. 
The flCIOS-II kernel defines 64 different priority levels of which the lowest two are used by the 
kernel. However, Jean Labrosse recommends that the four highest and four lowest priorities tasks be 
reserved for future use by flCIOS-II. This leaves us with a maximum of 56 priority levels. According 
to [14], this is acceptable, but it is sometimes desirable to have 1281evels. This is especially so for 
large real-time applications that are being designed using techniques like RMA (Rate Monotonic 
Analysis), where every tasks needs to have its own distinct priority level. But flCIOS-II is intended 
for the smaller embedded applications and therefore each task can still have a different priority. In fact 
flCIOS-II requires that each task has its own priority and it does not support round-robin scheduling 
for tasks with the same priority. This limit the number of application tasks that flC/OS-II can manage 
to 56. This can be a limiting factor for bigger embedded applications. 
The scheduling policy is a priority-based, preemptive algorithm. The flC/OS-II kernel ensures that the 
thread with the highest priority among the ready threads is the one that runs. 
flC/OS-ll uses priority ceiling protocol as the priority inversion mechanism. 
I Feature 
" Model 
Priority Levels 
Max number of tasks 
I Scheduling policy 
: Number of documented states 
Memory Management Method 
! Comments 
Task (threads) only 
64, 62 usable, 56 recommended 
, 62 usable, 56 recommended 
Preemptive priority-based 
/
" 5 (Dormant, Waiting, Ready, Running, ISR-I 
" interrupted) 
Table 6-1: Task Handling Method 
As mentioned before flC/OS-ll has a flat memory space. flCIOS-II does not support a memory 
management unit (MMU). 
flCIOS-II provides a partition based memory management service. Partitions are fixed-size block 
partitions. Many partitions, which can have different size memory blocks, are supported. 
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Feature Comments 
'-. 
MMU Not supported 
Paging/Swapping NolNo 
Virtual memory No 
Memory protection models No protection 
Table 6-2: Memory Management Method 
Interrupt Handling Method 
).tc/OS-II does not support an Interrupt API. Instead it provides functions that should be called on 
entry and exit of an ISR. ISRs are processor specific and need to be specifically developed for each 
application and platform. As the ISRs are not abstracted by the RTOS, it leaves quite a lot in the hands 
of the developer. On one side the developer will have full control over the processor, but a faulty ISR 
can compromise the quality and effectiveness of the RTOS. 
Many system calls are available from within an interrupt handler. These include functions for 
releasing semaphores and mutexes, and sending messages as well as those for getting semaphores and 
mutexes, and reading messages (non-blocking). This allows the interrupt handler to perform many 
actions. The interrupt handler can also access all the memory of the system. Interrupts can be nested 
and prioritized (depends on processor). This means that a higher priority interrupt can interrupt a 
handler and be serviced by its handler. 
Feature i Comments 
Handling I Nested, prioritized 
r=~--------------------~-----------+~ 
! Context ! Interrupted task 
I Stack Interrupt stack 
• Interrupt-to-task co1l1lliunication Most communication and synchronization objects 
I Minimum RAM . ___ -= __ ----=--c--=-______ ~~N~/~A------~::__:::_::__---~ ~ __________ _ 
Table 6-3: Interrupt Management Method 
6.2.3 API Richness 
POSIX 
).tC/OS-II does not support any real-time POSIX compliant calls. 
Task Management 
A good selection of task management function calls is available. 
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Task Management API 
function calls 
I Get stack size 
" 
· Set stack size I" 
1 Get stack address 1'>1 
, Set stack address '>I 
I 
1 Get task state 
" I Set task state -
GetTCB '>I 
SetTCB V 
Get priority '>I 
I Set priority 
Get taskID 
I Task state change handler 
- 58-
Comments 
Part ofTCB which is returned by a OSTaskQueryO call. 
Parameter is set on creation of task. 
Part ofTCB which is returned by a OSTaskQueryO call. 
Parameter is set on creation of task. 
Part ofTCB which is returned by a OSTaskQueryO call. 
I 
I Part of TCB which is returned by a OSTaskQueryO call. 
Parameter is set on creation of task. 
Part ofTCB which is returned by a OSTaskQueryO call. 
, Parameter is set on creation of task, but can be changed 
when the kernel is running. 
Part ofTCB which is returned by a OSTaskQueryO call. 
Provided by hook functions 
kernel 
are called from the 
I 
I 
1 
,'--:::------::------:----+-.,----+-=--.~-.. --... --.---::-:----=-==--;;-=----;:----::-:--I 
I Get current stack pointer Part of TCB which is returned by a OSTaskQueryO call. 
· Set task CPU usage 
· Set scheduling mechanism Kernel only supports one type of mechanism. 
, Tasks are memory as 
Lock task in memory ! NI A swapping to disk 
i Disable scheduling 
I Total 13/15 
I Total in percentage 87% 
...,--,--"---
Table 6-4: Task Management API ricbness 
Clock and Timer 
IlCIOS-II does not support absolute time functions. A 32-bit counter is used to do time related 
function and is updated with every kernel clock tick. There is a limited choice of time interval function 
calls. 
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Clock API function calls Comments 
Get time of day -
I 
Set time of day - i 
Get resolution -
Set resolution -
Adjust time 
-
Read counter register -
Automatically adjust time 
-
Total 0/8 
Total in percentage 0% 
Table 6-5: Clock API richness 
Interval API function calls Comments 
Timer expires on an absolute 
date -
i 
I Timer expires on a relative 
• date ..J 
Timer expires cyclical -
Get remaining time -
Get number of overruns 
-
• Connect user routine -
Total 1/6 
Total in percentage 17% 
'----........ 
Table 6-6: Interval Timer API richness 
Memory Management 
Only fixed block size partitions are available. 
I Fixed~lock size partition Comments 
I Set partition size !V 
Get partition size V 
i 
! Set memory block size V 
Get memory block size V 
Specify partition location -
Get memory block blocking -
Get memory block - non blocking V 
Get memory block - with timeout -
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• Fixed block size partition Comments 
I 
I Release memory block './ i 
i Extend partition -
I Get number of free memory blocks .y 
i 
I 
. Partitions are always in memory as there is no page 
I Lock/unlock partition in memory NI A swapping to disk 
Total 7112 
· Total in percentage 64% 
Table 6-7: Memory management - Fixed block size API richness 
• Non-fixed block size partition Comments I I Set pool size ... i 
i 
I Get pool size -
i Make new pool -
Get memory block size -
• Specify partition location -
i 
Get memory block - blocking -
i 
I Get memory block - non blocking -
Get memory block - with timeout 
-
I Release memory block -
I Extend pool - I i 
• Extend block -
I 
Get number of free bytes I -
Partitions are always in memory as there is no page I I 
Lock/unlock pool in memory I N/A swapping to disk i 
i . Partitions are always in memory as there is no page I 
Lock/unlock block in memory I N/A swapping to disk i 
Total 0/12 I 
Total in percentage 0% I 
Table 6-8: Memory management - Non-fixed block size API richness 
Interrupt Management 
There is a limited choice of interrupt handling functions. 
Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
- 61 -
I Interrupt handling Comments 
• Attach interrupt handler -
i 
Detach interrupt handler -
Wait for interrupt - blocking -
Wait for interrupt - with timeout -
Raise interrupt 
-
Disable/Enable hardware interrupts 
" MasklUnmask a hardware interrupt -
Interrupt sharing -
Total 118 
Total in percentage 13% 
I -
Table 6-9: Interrupt handlmg API rIchness 
Synchronization and Exclusion Objects 
Semaphores (binary and counting), event flags and mutexes are supported, but not POSIX signals. 
Binary and counting semaphores use the same system objects with the max count set to 1 for binary 
semaphores. 
· Counting Semaphore Comments 
• Get maximum count -
I 
Set maximum count 
" I 
" 
i Set initial value 
I Share between processes N/A ! Processes are not supported 
• Wait - blocking 
" Wait - non blocking 
" Wait - with timeout 
" Post 
" Post - Broadcast -
I 
i Get status (value) 
" 
I 
Total • 7/9 
I 
Total in percentage 78% 
_ ....... 
Table 6-10: Counting semaphore API richn"~~ 
I Binary Semaphore • Comments • 
· Set initial value 
I 
I Share between processes NI A Processes are not supported 
• 
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• Binary Semaphore Comments 
Wait - blocking 
" 
i 
Wait non blocking 
" I Wait - with timeout 
." i 
Post 
" 
. Get status (value) 
" Total 6/6 
Total in percentage 100% i 
. Table 6-11: BIllary semaphore API richness 
I Mutex . Comments 
I Set initial value i" 
i Share between processes N/A Processes are not :>UppVl Lo;;;;U 
I Priority inversion avoidance 
! mechanism ,j 
I Recursive getting -
i 
Task deletion safety 
" I Wait - blocking 
" I Wait - non blocking 
" ! Wait - with timeout 
" i 
i Release 
. " 
I Get status 
" i Get owner's thread ID 
" I Get blocked thread II) 
" i Total 10/11 
I Total in percentage 91% 
. Table 6-12: Mutex API rIchness 
! Event Flags . Comments 
! Set one at a time 
" Set multiple 
" i Pend on one 
" I 
! Pend on multiple 
" Pend with OR conditions 
" I Pend with AND conditions 
" 
i 
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! Event Flags Comments 
I Pend with AND and O~ conditions -
. Pend with timeout '-i 
i 
· Total 7/8 
I Toiil in ~ercentage 88% 
Table 6-13: Event Flags API richness 
POSIX signals i Comments 
I Install signal handler -
I Detach signal handler -
i Mask/unmask signals -
I IdentifY sender -
• Set destination ID -
Set signal ID -
Get signal ID -
Signal thread -
Queued signals -
Total 0/9 
Total in percentage 0% 
Table 6-14: POSIX si nals API ricJlnp"" g 
Communication and Message Passing Objects 
!lC/OS-II supports both mailboxes and message queue. Both contain only a pointer to a message 
structure. Each pointer is typically initialised to point an application specific data structure. 
Message Queue Comments 
Set maximum size of message N/A • All messages are t- us to message blocks. 
i Get maximum size of message N/A All messages are pointers to message blocks. 
I 
I Set size of queue ,j 
! Get size of queue '-i 
I Get n~mber of messages in queue ,j 
Share between processes N/A The kernel does not support processes 
Receive blocking 
. " 
Receive - non blocking ,j 
Receive - with timeout '-i 
Send - with ACK -
I 
.... 
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I Message Queue Comments 
Send - with priority -
I Send - OOB (out of band) .y 
• 
i Send - with timeout - I 
Send broadcast .y 
I Timestamp -
Notify -
Total 8/13 
Total in percentage 62% 
Table 6-15: Message queue API rIchuess 
Mailbox Comments 
I 
Set maximum size of message N/A All messages are pointers to message blocks. 
I Get maximum size of message N/A All messages are pointers to message blocks. 
Share between processes N/A The kernel does not support processes 
Send - with ACK -
... _--
Send - with timeout -
Send - broadcast .y 
Receive - blocking .y 
Receive - non blocking .y 
i Receive with timeout .y 
Get status .y 
Total I 517 
Total in percentage 71% 
i 
. Table 6-16: Mailbox API rIchness 
6.2.4 Internet Support 
!iC/OS-II does not support any networking protocols by default. Many protocols stacks are 
commercially available from third parties for flC/OS-II. flC/OS-II's support for networking protocols 
was not evaluated as we could not find any protocols stacks which are free of charge for educational 
purposes. 
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6.2.5 Tools 
As stated earlier, jlClOS-II does not come with its own development environment. It is up to the 
developer to find the appropriate development environment for the specific processor and then add 
jlCIOS-II source code to his application. 
6.2.6 Documentation and support 
jlCIOS-li is well documented by its author in his book "MicroCIOS-II The Real-Time Kernel" [1]. 
In addition to his book he also provides many applications notes on the J.l.CIOS-II website [2]. There is 
also a news group for J.l.CIOS-II [3] where developers can share their knowledge and our experience 
was that it is reasonably active with quick responses on questions. All our questions to the author were 
answered in reasonably good time. There is no paid support available for J.l.CIOS-II, other than 
contracting a consultant that knows the kernel. There are also training courses available from third 
parties. 
6.2.7 Development methodology 
As J.l.CIOS-li is not bounded to a specific development environment, the development methodology is 
up to what kind of environment the developer is used to. Normally a separate host and target 
methodology is used in smaller embedded application development. This is also the methodology that 
was used in Chapter 5. 
6.2.8 Conclusion 
We did not rate any of the evaluations, except API Richness, as it is a highly subjective rating. One 
would require a high level of experience with various low and high level RTOS's do those ratings and 
we do not have that. 
The positive and negative points are listed below. 
Positive points 
• Many different targets are supported 
• Highly scalable 
• Rich API on supported kernel services 
• Developer has full control over ISR's context-switches 
• Predictable and deterministic 
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Negative points 
• Needs to be ported to if a port does not exists 
• ~C/OS-II context-switch perfonnance is only as good as the port 
• Developer has full control over ISR's context-switches 
API Richness Ratings 
Task Management (87%) 9 
Clock (0%) 
Interval Timer (17%) 2 
Memory management - Fixed block size partition (64%) 6 
Memory management - Non-fixed block size pool (0%) 
Interrupt Handling (13 %) 2 
Counting semaphore (78%) 8 
Binary semaphore (100%) 10 
Mutex (91%) 9 
Event Flags (88%) 9 
POSIX Signals (0%) 
Message Queue (62%) 6 
Mailbox (71 %) 7 
Table 6-17: API richness summary Un
ive
rsi
ty 
of 
Ca
pe
 To
wn
- 67-
Chapter 7 Summary 
With this dissertation, the following work has been done: 
• Study the inner workings of IlC/OS-II and the programming model of the ARM7 Core 
architecture in order to port IlCIOS-II to the Atmel AT91 ARM7 microcontroller. IlCIOS-II 
was ported and tested in Chapter 5. 
• Research the basic requirements for an RTOS as well as what functionalities are available in 
commercial RTOS's. With this research as background, the suitability and effectiveness of 
).tCIOS-II as a RTOS for embedded applications was analyzed in Chapter 6. 
7.1 Porting of p.tC/OS-II 
We have studied real time systems in general and used it to understand the inner workings of the 
).tCIOS-II kernel. We have also studied the ARM7 Core programmer's model in detail to understand 
how we must implement the necessary context switches from task level and from ISR leveL The 
kernel's requirements for the processor-specific part of the source were studied and implemented as 
the AT91 ARM7 IlCIOS-II port. We have shown how the port was tested in order to qualify it as fully 
operational. 
7.2 Evaluating p.tC/OS-II 
A technical evaluation as described by Dedicated System Experts [13] has been done on ).tCIOS-II. 
The following aspects were evaluated: 
• Installation and configuration 
• RTOS Architecture: 
o Task handling method 
o Memory management method 
o Interrupt handling method 
• API Richness 
• Internet Support 
• Documentation and support 
• Development methodology 
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We have seen that Ilc/OS-II is a good choice for an RTOS in small to medium embedded 
applications. It is real attractive for the small embedded applications because of it scalability and 
resulted small footprint. However, it is also suitable for the bigger embedded applications. It does not 
come standard with support for a File System and an internet protocol stack (TCPIIP), but it can be 
added when required. These did not form part of the evaluation. IlCIOS-II does not provide any 
memory protection between application tasks as well as the kernel. This means that the embedded 
application will fail if one of its tasks is corrupting the memory. With the memory not protected, it is 
more suitable for the smaller embedded application where one can still managed to exercise tight 
control on memory usage and access. 
7.3 Future work 
This dissertation does not include any practical evaluation of IlCIOS-II. Executing a performance 
analysis would be the natural next step of this work. For this we would have to acquire the necessary 
hardware. It would be interesting to evaluate the performance of IlCIOS-II when it is put under load. 
Add a File System (IlCIFS) to Ilc/OS-II and evaluate its performance and suitability for embedded 
applications. 
Add an internet stack (TCP/IP) and evaluate its performance and suitability for embedded 
applications. 
From Dedicated System Experts [15]: 
"However it should not be forgotten that a good RTOS is only a building block. Using it in a wrongly 
designed system may lead to a malfunctioning RT system" 
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